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A3STRACT 
%==z 
This report  descrihes the r e s f i t s  of the  stlidy on t h e  h p l e -  
mentation o f  majoritJ logic  redmdancy. Kost of the work concerns 
spaceborr,e spstems, hiit some portions a re  more applicable t o  grolmd 
slipport erpipment. The report  i s  concerned with the i n i t i a l  design 
of t5e system as well 2.s the tes t ing  of redmdant systems. 
??le possible iise of  magnetic log ic  t o  r edwe  the  t o t a l  power 
consimption and provide non-volatile storage i s  discussed. Kagnetics 
seems t o  be most iisefd. fo r  non-volatile memory and simple forms of 
log ic  where the da ta  r a t e  i s  very low. Variom types of  semicondiictor 
log ic  are described a.nd conpared f o r  m e  i n  redrmdant systems. Xn- 
tegrated Diode-Transistor Logic elements a re  chosen as  the  most s l i t a b l e  
f o r  general rrse w i t h  OigRetics 
elements. 
the  most, zppropriate syipplier of these 
3everal met'nods of t e s t ing  redmdant systems e r e  disclrssed and 
described i n  the section on detection and location of failwes.  Varioiis 
soliltions t o  the f a i l w e  detection problem are disclissed i n  t h i s  section. 
Sone are more silitable f o r  simple f a i l w e  detection; others a l so  provide 
informatior, concerning the location of any failwes. It i s  shown t h a t  
maigtenance of a redmdant system grea t ly  increases system r e l i a b i l i t y  
and redvces the  t e s t  ecpipment and operator s k i l l  which are i-isiially 
req?rired t o  maintain a conventional system. 
which permit a major portion of t he  maintenance t o  be performed dining 
Techniqies a re  described 
@- normal system operation. 
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I . 
Circui t s  for  redundant systems, however, nust he designed so t h a t  the 
e f f e c t s  of individual component failures are minimjzed, and usually limited 
t o  t h e  c i r cu i t s  i n  which the  f a i l u r e  occurs. T h i s  does not imply, however, 
t h a t  redundancy includes "useless" pa r t s .  
contribute t o  t he  a s swmce  t h a t  the system w i l l  cerform a l l  of Its functions 
properly . 
Each pa r t  of the system must 
The use of redundancy will a l t e r  the character is t ics  and Derformance 
of the  system. 
requirements and dissipation, sipkt propagation time, s ize  and weight, 
number of int.erconnecti ons, ar,d i n i t i a l  cost. 
emphasizes the need fo r  continuing developrnent of low-power circui t ry ,  
dcro-miniaturization, and interconnection techniques. 
which is used t o  implement a redundant q-stem must be careful ly  chosen t o  
neet t h e  system requirements without incurring excessive costs. iihenever 
there  i s  a need f e r  hirh r e l i ab i l i t y ,  the  c i r cu i t ry  should be chosen t o  
have a high basic r e l i ab i l i t y ,  low sens i t iv i ty  t o  varameter variations, and 
low Fower dissipation t c  minimize temFerature stress. I n  addition, spec i f ic  
q-stems have special  req1:irements which must be cohsidered i n  the system 
design as w e l l  as the choice and design of t h e  circ.3itz-y. 
t o t a l  available Dower is often severely l imited fcr spaceborn equipment, 
although the processing r a t e  i s  usually quite low. 
t o  provide some means of t e s t ing  t o  ver i fy  t h a t  all par t s  of the redundant 
system are working to insure t h a t  a l l  of the r e l i a b i l i t y  i n i t i a l l y  designed 
Redundancy will usually increase design complefity, power 
Redundancy, therefore, 
The type of c i r cu i t ry  
For example, the  
It is usual l r  desira3le 
2 
I. Introdmtion 
Past  s tudies  of redwdancy techniques and consideration of the 
basic  character is t ics  of some redmdancy techniqTies have yielded in- 
te res t ing  insights  and problems. 14any of these considerations a r e  i n  
the  area of engineering method. Others concern the design of redundant 
systems with high r e l i a b i l i t y  and other desirable  character is t ics .  This 
section i s  intended t o  r e d e w  some of these considerations and t o  preview 
some of the thoughts behind the d iscmsion  i n  l a t e r  sections. 
The report  i t s e l f  deals  primarily with some of the problems which 
a re  encountered i n  designing and t e s t ing  lisefill redmdant d i g i t a l  systems. 
Some of these problems a re  a t  l e a s t  comparable t o  non-redmdant design; 
othere a r e  ra ther  trnique t o  redlmdant systems. 
these problems, as  w e l l  a s  more detai led problem descriptions,  a r e  con- 
Possible solutions f o r  
tained i n  appropriate sections of the  report .  
Circilit and system design m m t  r e f l e c t  the f a c t  t h a t  redmdancy 
The proper me of redundancy i s  i s  only a t oo l  t o  r ea l i ze  r e l i a b i l i t y .  
often a more e f f i c i en t  and powerfd technique t o  r ea l i ze  a r e l i a b i l i t y  
reqilirement than a re  the  more conventional techniqlies smh as  conservative 
design o r  component selection. Redmdancy is, however, most powerfd when 
wed i n  conjmction with techniqTies t h a t  increase basic r e l i a b i l i t y .  
It is important t o  recognize t h a t  a redtlndant system i s  expected 
Since con- t o  operate wi th  r e l a t ive ly  la rge  nlrbers  of random f a i l m e s .  
ventional systems usllally f a i l  when any of t h e i r  pa r t s  f a i l ,  it is  r e l a t i v e l y  
mimportant what e f f ec t s  these f a i l w e s  have, except when repa i r  i s  desired. 
1 
5 . 
detection, malntenance a r d  r ena i r  procedures may be accom-lished durine 
operation of the  system, 
The following sections of this repor t  will discuss the  qroblems 
associated with c i r c u i t  design, choice of t h e  type of circuitc.7, fajllccre 
detection, and maintenance of redundant systems. 
results of the study of these moblems and possible solutions,  
a re  summarized i n  the Sgmmary and Conclusions section of this report. 
This report  describes the 
The results 
4 
n i n t o  the sy s t e n  i s  3vailable f o r  the  duration of the nricsi.on. 
and the c i rcu i t ry  therefore m u s t  be desiiTned so  t ha t  accurate and meanire- 
f u l  t e s t s  ma;* ?le annl-ied t o  v e r i f x  tbat tb.c pa r t s  arm workirp. 
extended l i fe t ime is dePired and r e r a i r  i s  Yossible, n redundant system may 
Ye systematically repaired t o  preatlg increase the exnected time betwecn 
system failures.  
i n  which it l is  used, it w i l l  exh ib i t  the high miwior, r e l i ab i l i t y  charactzr- 
i s t i c  f o r  each ni-ssion, 
eff ic ient  t e s t s  may be neriodically ayplied t o  these sjstems which w i l l  
ve r i fy  that  a l l  the ?ar ts  are working properly, o r  t h a t  w i l l  f a c i l i t a t e  
maintenance procedures which w i l l  r e t w n  the  .qmtem t o  the ' ni t i a l l j i  m r f e c t  
condition. 
be detectable, otherwise these undetectable f a i l u r e s  will tend t o  accunlulate. 
These accumulated Yzij lure? v i 1 1  eventxally tend t o  dominate the  s.jstern 
behavior by causing additional system fa i lures .  
lhe s;rst,er,i 
Ihen 
If a system i s  ccmdetely repaired rri-or t o  each mj-csion 
3ich systems m u s t  be designed SO t h a t  ccmplete, 
It  i s  important f o r  t h i s  type of maintenance t h a t  a l l  f a i l w e s  
Many f a i lu re s  may be detzcted as they occur i n  a redundant sjstem. 
These may be r emi red  whi le  the system i s  i n  cneration t o  obtain a very low 
system f a i lu re  ra te  comnared t o  the f a i l u r e  r a t e  f o r  the pa r t s  of tke 
 stern, 
monitor and r e p i r  described above t c  detect  those failwes which cannot be 
detected during regular  operat! on of t h e  system. 
Periodic maiptenance must t e nerformed i n  d d i t i o n  t o  the crntirlious 
Systems which w i l l  be maintained must therefore  be d e s i p e d  both 
with the  capabili ty f o r  detectlng a l l  fsi!ures and facilitating t he  main- 
tenance and repair  procedures. With proner design, many of these f a i lu re  
3 
reasonable therefore to r e s t r i c t  tb detailed discussion t o  the  more pop- 
u l a r  approaches and to provide references f o r  other, O f  par t icu lar  i n -  
terest a re  those devices which u t i l i z e  magnetic componets whfch are either 
cmmere%ala a.;ail&le or in sn x h n c a d  state of deveIopm-&. 
B. Dynamic Storage and Sequential Logic 
The s t a t e  of a magnetic device i s  determined by the  direction of 
remanent flux, Information s tored is not d i r ec t ly  accessible and a clock 
or  read pulse must be used t o  determine the s t a t e ,  The read process in 
most schemes also destroys the information which was stored, 
signal i s  available only f o r  t h a t  portion of the read cycle during which 
An output 
dynamic flux change is i n  progress and thus l eve l  output and asynchronous 
operation is not obtainable. 
adder, and many familiar digital configurations are nc t  d i r ec t ly  amenable to  
The rirmle-carry binary counter, the pa ra l l e l  
magnetic implementation. I n  contrast, t he  powerful combinational log ic  
approach u t i l i zed  i n  conventional computers consis ts  of a cascade of com- 
pa t ib le  log ic  modules which form complex functions simultaneously during 
the interim between clock pulses. I n  a magnetic log ic  machine using 
d y n d c  log ic  ttis is not possible and operations involving OR, AND, 
transfer, buffering, negation and delay require several clock periods t o  
generate a par t icu lar  function. 
considerable time which m a y  be fur ther  extended if the magnetic log ic  
modules are  limited i n  fan-in and fan-out and thus require additional operations. 
This  s t e p  by s tep  process usually consumes 
6 
11. Magnetic Logic 
A. Introduction 
The past decade has witnessed the development of a variety of mag- 
net ic  devices suitable f o r  performing storage and lo@c i n  d ig i t a l  com- 
puters. Perhaps the most important application of magnetics t o  d i g i t a l  
technology has been provided by the development of large capacity, random 
access memory systems composed of ferrite cores. Advances i n  techniques 
for performing logic have received some attention, but t o  date magnetic 
logic does not appear to  be widely accepted as a superior replacement f o r  
the conventional transistorized counterpart. This general reluctance t o  
u t i l i z e  tk spedal attributes of magnetic logic i s  often jus t i f ied  by 
several d i f f icu l t ies  inherent t o  the device characterist ics and system 
configuration , 
Much of the magnetic logic research has been motivated by the 
potential ab i l i tg  of magnetic dedces  to provide higher r e l i a b i l i t y  a t  
lower cost while coneuraing negligible standby parer. These at t r ibutes  are 
understandably important i n  any large electronic system, especially i n  space 
applications where reliability must be high ra?d available parer is invari- 
ably las. To evaluate the potential a b i l i t y  of magnetic logic schemes t o  
provide these advantages a discussion of some of the more promising approaches 
appears to  be i n  order. 
Wrlad  of suggested approaches could easily f i l l  a book. 
A n  all inclusive survey and treatment of the 
* It appeared 
Edited by Nwyerhoff, A. J., D i g i t a l  Applications of Magnetic Devices, 
New York; John Wilery and Sons, Inc, , (1960) . * 
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flow, Obvious l imitat ions i n  impedance levels,  fan-in and fan-out 
drive capzbi l i t i es  neceFsitated i n  many cases the fcrther inclusion of 
r e s i s to r s  f o r  ta i lor ing  impedance levels,  capacitors f o r  temorary storage 
a d  tr~1Yistors for pa-er g&n, AIthGiigh this W"Fi6 logic approach led 
t o  the development of a n d e r  of clever magnetic devices, t h e  potent ia l  
of achieving high r e l i a b i l i t y  a t  low cost  i s  ser icusly cha'llerged by the  
requirement f o r  using non-nagnetic components and the  ?ore complex wiring 
and system organization which becomes n e c e w s q .  
of a wide var ie ty  of b b r i d  devices has been provided by Haynes.l 
such approach, pa ra l l e l  t ransfer  core-diode logic,  w i l l  be used as  a vehicle 
f o r  describing the principles of dynamic logic  and to ind ica te  the  opera- 
t ion  of a Wical prac t ica l  device. 
An excellent survey 
One 
Shown i n  figure l i s  the OR gate, the simplest of logical  functions 
which may be implemented with magnetic cores and diodes, The a and 0 
notations denote cores of the same rank, Le. threaded by a series con- 
nected, current driver, clock l ine,  
readout and t ransfer  of data by driving the core to the  "0" state .  
a core was previously i n  t h e  "1" s ta t e  the clock, in driving the  core t o  
the "0" state,causes the core to d t c h  and provides an output sufficient 
t o  dr ive '  the  next core t o  the "1" state. If a core was previously i n  the 
"0" s t a t e  a negligibly s m a l l  outnut occurs when the clock drive i s  applied. 
Eiodes are shown pointing i n  t he  direction of m- i la te ra l  data t ransfer ,  
Additional conrponents such as res i s tors  f o r  t a i lo r ing  impedance leve ls  and 
The two phase clock system ef fec ts  
If 
8 
C. Qrbrid Oevices 
The principle  involved i n  using square l o o ~  material  to s to re  a 
remanent flux has been known f o r  some time. With the development of small 
torroidal  s t ructures  employing s intered ceramic f e r r i t e s  and ferromagnetio 
tape materials, magnetic devices began t o  demonstrate prac t ica l  utLl i ty ,  
The magnetic s h i f t  r eg i s t e r  has received the most a t ten t ion  primarily be- 
cause of its general u t i l i t y  and simple configuration and has been the 
subject  of much of the magnetic l i t reratwe.  
pa r t  i n  most d i g i t a l  systems, sever& addition& devices are  required i n  
order to provide the var ie ty  of log ica l  operations required by typ ica l  
computer systems . 
Although playing an important 
The task of perfoming general logic requires c i rcu i t ry  capable of 
being arranged t o  perform any Boolean output function of a s e t  of input  
variables, 
formed by using logic modules t o  perform OR, AND, negation, storage, delay, 
etc. 
used must provide a clearly ident i f iab le  "1" and "0" s t a t e ,  un i l a t e ra l  
information t ransfer  and the capabi l i ty  f o r  fan-in and fan-out. 
these requirements with magnetic devices has not been an easy task. 
I n  order t o  provide this operation a complex function is usually 
If gates are t o  be connected i n  various configurations the  devices 
To neet 
A majcr difficulty which impeded rapid development of devices t o  
meet these requirements has been the inherent b i l a t e r a l  nature of Simple 
magnetic structures.  I n  the  ear ly  devices this was l a rge ly  overcome by 
combining diodes with simple torroids  t o  achieve uni la te ra l  information 
7 
my of the  transmitting input  cores) a readout s ignal  is generated when the 
storage core is  re se t  by the  phase B clock. 
The AND function is not  as easi ly  inplemented unless a coincident 
current threshold technique is employedto set the storage core. 
technique does not appear to be suf f ic ien t ly  reliable however, due t o  the 
associated threshold and drive t o l e r a c e s  normally encountered i n  a typical  
T h i s  
Sgs-. 
negatlon i n  combination with t h e  OR gate to provide the AND function. 
For example, consider the negation arrangement of figure 2. 
A m o r e  conventional system employs the principle  of logical 
DUMMY CORE 
( "I " GENERATOR ) 
0 
I N H I B I T  
CORE 
- 
CLOCK A 
CLOCK B 
CLOCK A 
- -- 
Figure 2 Negation 
10 
I 0 
n 
diodes t o  prevent reverse data t ransfer  may be required i n  a prac t ica l  design. 
It should be noted also t h a t  the core output windings must contain more 
turns  than core inputs  i n  order to allow a transmitting core t o  s e t  a 
receiving core. 
- 
C L O C K  A 
Ficure 1 OR Gate 
Operation is i n i t i a t e d  by reading inputs X and Y i n t o  the  
cores. 
cores i n t o  a dual winding storage core. 
The phase A clock then trmsmits the s t a t e  of each of the i n p u t  
I f  the storage core was s e t  by 
9 
Since each of the logic modules require two  clock periods and each opeFation 
is performed i n  sequence, the output signal is seen t o  appear six clock 
periods after the inputs w e r e  applied. If the resultant output of the 
Si3 futlc.plion fs tt 3e further cabinet5 wit3 o t b r  P A R  operatfans it 
becmes evident tha t  t he  total number of clock periods required 
prohibitive, 
become 
I n  view of the system compledty and speed limitations suggested by 
the  simple example described, magnetic logic is seen to introduce problems 
of system organization which are alien to conventional DC l eve l  logic, 
As far as cost  and r e l i a b i l i t y  are concerned, the prospect of winding cores 
with several turns and the large number of cores and connections required 
do not appear t o  provide a significant cost advantage, ID the W r i d  
approach the use of additional components such a s  diodes and res i s tors  
appear to seriously negate the basic r e l i a M l i t y  inherent t o  the magnetic 
material, 
active i n  t h e  manufacture of magnetic logic modules, 
has been placed on the usefulness of tb magnetic shift reg is te r  t o  provide 
cost, s ize  and pawer advantages Over the conventional approach, Magnetic 
shift regis ters  employing the hybrid approach have been successfully applied 
to a wide range of airborne equipment, Sequential programmers, counters 
and timers operating a t  law clock rates represent the majority of applica- 
tions. When operating at shifting ra tes  higher than 10 kc however, the 
These d i f f i cu l t i e s  not withstanding, several companies are 
The major emphasis 
12 
The upper core is used as a "1" generator which i n  the  absence of an i n p t  
from the  X core causes the i n h i b i t  core t o  be set  by the  phase A clock. 
The phase B clock will then generate an output whenever the  X signal i s  
absent and thus represer.ts the negation of the input. When both t h e  "1" 
generator and X input  s igna l  appear simultaneously a t  the i n h i b i t  windings 
they effecuvely cancel each other and the i n h i b i t  core remains i n  the ttOtl 
s ta te .  The phase B clock i n  dridng the  i n h i b i t  core t o  the rtOtt s t a t e  
w i l l  not generate an output s ignal  fo r  this case. 
The principle by which the AND function may be performed is based 
-(.. 
on the well known logic  r e l a t ion  X + Y = x9. A block diagram of a typical  
AND gate scheme is shown i n  f igure 3. 
11 
0 E 0 
An advance current is applied to the parallel connection of output and 
input  aperture Windings i n  order t o  e f f e c t  information t ransfer  from t h e  
transmitt ing core t o  the receiving core. 
the  f lux  stared around t he  transmitting aperture and t he  resu l tan t  magnetic 
threshold thereby established, the advauce current w i l l  divide between t h e  
input  and output dndings ,  
or cleared s t a t e  the advance current will divide equally thus not exceeding 
the magnetLC threshold of either apertures, 
aperture with its lower threshold is swamped by the advance current and the 
t ransmit ter  switches f lux  loca l ly  about i ts  output aperture with low values 
In accordance with the s t a t e  of 
If the transmitt ing aperture is i n  the "0" 
If a "1" were stored t h e  output 
I 
advantage t h a t  the  magnetic s h i f t  r eg i s t e r  has i n  consuming negligible 
standby power i s  obscured by a power requirement which i s  often greater  than 
the  solid s t a t e  counterpart. 
modules and shift r eg i s t e r s  i s  currently marketing a 10 b i t  s h i f t  r eg i s t e r  
which requires a maximum average power of .b watts t o  operate a t  10 kc 
and 3.7 watts a t  750 kc. Since it appears reasonable to assume t h a t  these 
Dower requirements are  ref lected also t o  general logic  systems, the a n d i -  
cation of hybrid magnetic logic  t o  nower-limited environments is l imited 
t o  systems whose shift r a t e  i s  very low. 
A leading sunplier of b b r i d  magnetic logic  
D, All-Magnetic Logic  
The obvious l imitat ions of t he  hybrid approaches i n  r e l i a b i l i t y  and 
cost  has t o  some extent motivated an e f fo r t  t o  develop systems using only 
magnetic material and connecting wire. 
developed which made use of magnetic device geometry t o  achieve coupling 
isolat ion,  f l ux  gain and uni la te ra l  information flow. Perhaps the most 
popular of these devices i s  the  Multi-Aperture Device (MAD),293 a three 
aperture f e r r i t e  s t ructure  similar t o  the  T r a n s f l u ~ o r . ~  Input-output 
i so la t ion  i s  Dossible because the flux stored around the  minor output aner- 
tu re  rnw be sensed non-destructtvely without affecting stored f lux about 
the  input aperture. 
Several novel approaches were 
Shown i n  f igure 4 i s  a typ ica l  MAD shift reEister  develoned a t  
Stanford Research Ins t i t u t e .  
13 
i n  a prac t ica l  sense w i t k  the simple t ransfer  scheme previously discussed. 
H.D. Crane has done much of the work i n  arousing i n t e r e s t  i n  t h e  all- 
magnetic MAD approach. I n  a paper 5 describing t h e  design of a moderate 
sized mrp~ztirg system using S.R.1 .-K*Jl delr;-ces hewever, the basic t ransfer  
gate had t o  be sericusly modified i n  order t o  operate i n  the  system. 
Problems inherent t o  the  flux threshold relat ionship between receiving 
and transmitting apertures, flux gain, fan-out as w e l l  as flux decay and 
build-up i n  c i rculat ing loops made such modiffcations necessav.  
consequence the revised gate module required f l u x  doubling and clipping 
operations i n  addition t o  the previously described c lear  and advance cycles. 
The complefity involved i n  the resul tant  device implemmtation appears t o  
be a serious encumberance. 
of all-magnetic devices took the form of a decimal arithmetic u n i t  with 
the a b i l i t y  of performing addition, subtraction, and wultiplication. The 
system w a s  made exclnsivelS of modules which perform e i the r  the two input  
OR functiion o r  the two input  OR with  negation (MOR). 
As a 
The system chosen t o  demonstrate the a b i l i t y  
Rather than describe the complex d e t a i l s  of the S,R.I,-MAD logic 
gates it appears more reascnable to present the simpler, more prac t ica l  
approach t o  the design of YUD devices developed by Amp., Inc, 
approach a priming operation is performed to reverse the flux stored about 
the  transmitt ing aperture prior t o  readout. 
case i s  destructive and r e s e t s  the core. 
an adequate flux l e v e l  which, when reversed by the c l ea r  or t ransfer  
I n  t k i s  
The readout process i n  this 
The priming operation provides 
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of current. 
w i l l .  flow through the receiver input aperture causing i t  t o  exceed i t s  
se t t i ng  threshold and be set .  
both currents w i l l  return to t h e i r  n o h a l l y  equal values. 
By voltage or impedance s teer ing  the majority of advance current  
I n  time as  the  f lux switching i s  canpleted, 
Since the read-out and t ransfer  process is nondestructive t o  the  
s t a t e  of the core, a c l ea r  l i n e  threading the  major aperture i s  required 
t o  return the  core t o  the r e se t  condition, 
flaw from l e f t  to  r i g h t  a basic four  clock cycle is required with the 
following sequence: ,..., ADf.O+E, CL.0, ADV.E+O, CL.E, ... The 
ADV O-)E pulse switches flux loca l ly  about the output aperture of the  0 
element md causes the E element t o  be set .  The CL 0 pulse then c l ea r s  
the  0 element and i n  so doing switches flux through the output winding. 
This results i n  a loop current flow t h a t  negatively s e t s  the E element 
receiver without affecting the flux s t a t e  about the output aperture of the 
E element. 0% nor CL, 0 pulse causes any 
f l u x  to be switched i n  the output l e g  of the  E element thus eliminating 
the need f o r  a diode t o  prevent backward data  transfer.  I n  th i s  manner 
uni la te ra l  data t ransfer  is possible using only MAD devices and conducting 
wire. 
I n  order t o  provide information 
Note t h a t  nei ther  the AIW. 
Thus far our discussion has been devoted t o  techniques f o r  achieving 
uni la te ra l  data t ransfer  with the  S.R,I.-MAD approach. 
achieving reasonable flux gain and fan-out is one which could not be solved 
The problem of 
I n  the cleared s t a t e  ( f igure Sa) the core i s  saturated i n  the clockwise 
direct ion by a previously generated advance current which threads the major 
aperture. Upon aprilication of an input  signal threading the inner  bortioa 
of the  major anerture,the f l u x  nearest t he  major anerture is reversed thus 
gruvidfisg the s e t  conciition ~ n o m  in  f igure gb. 
not affect t h e  flux l inking the  outnut aperture and thus a diode i s  not 
required t o  block data t ransfer  t o  receiving cores. I n  order t o  obtain 
an output from a properly set  core it i s  necessaq  t o  provide a prime 
current  as shown i n  f igure sc t o  reverse the  flux stored about the output 
aperture. 
and because of i t s  slow r a t e  of change i s  not suf f ic ien t  t o  cause the  core 
linked by the output winding t o  be distrubed. 
primed, the appucation of an advance current causes a flux reversal  about 
the  output anerture. 
c i en t  magnitude t o  drive the  next core t o  the  s e t  condition. 
w a s  i n i t i a l l y  i n  the  reset condition it Uil l  remain i n  this condition after 
nriming (figure 5d). For this case, t h e  avplication of the  advarce current 
does not -rovide a f lux  reversal  and tt-us no outnut occurs. 
_- --- T h i s  read-in operation does 
Priming current i s  of a lower magnitude than the  advance current 
Once a core has been set and 
T h i s  i n  turn, provides an induced voltage of suffi- 
If  the  core 
AMPIMAD elements may be connected i n  a variety of shift register con- 
figurations including marallel innut-narallel  output, pa ra l l e l  i n w t - s e r i a l  
outnut, serial inmt - se r i a l  output, etc. 
of 2 core-per-bit arrays and require a two clock system i n  combination with 
Such shift registers take the  form 
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. .  
operation, del ivers  an olitp2t plitse t o  set  the  next core through i ts  
major apertwe. 
t i n e  and since the s t a t e  of a core i s  not dis tmbed by reverse currents 
flowing throllph a minor apertlxre, the poss ib i l i t y  of reverse da ta  flow 
i s  prevented. 
Since data flow i s  from minor aper twe t o  major aper- 
The flllx conditions present fo r  the  various s t a t e s  of a typical  
AMP-MAD element is shown i n  Figrrre 5 .  
ADV. 
[CLEAR) 
0)  RESET OR CLEARED STATE 
INPU 
b) SET STATE 
'PUT 
PRIME 4 - 
d) RESET CQRE AFTER PRIMING 
TPUT 
 PRIME^ - 
C )  SET CORE AFTER PRIMING 
Figure 5 AIlP-MAD Flruc S ta tes  
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shift registers are l imited t o  repet i t ion r a t e s  of 10 Kc. 
which u t i l i z e s  a capaciuve storage-discharge scheme and dual Shockley 
diodes f o r  t r iggering the advance currents, requires an average power of 
5.3 watts t o  drive a 10 b i t  shift register a t  10 Kc, 
with i t s  associated dr iver  requires a package occumng approximately 9 
cubic inches, 
A typical  dr iver ,  
A 10 b i t  s h i f t  register 
The implementation of general log ic  operations using MAD devices is 
not eas i ly  accomplished, due t o  the difficulty of achieving log ica l  imrersion 
and reasonable fan-out without an imposing colaplmdty, 
much of the general log ic  capabi l i t i es  of MAD devices i s  reparted i n  ra ther  
impl ic i t  terms by the  current l i t e r a tu re .  
r e l a t ive ly  simply by threading additional winding3 about the i n p u t  aperture 
i f  care  is taken i n  preverting reverse infomatj.cn transfer.  
operation may be achieved by extending the current inh ib i t ing  and "one" 
generator technique desc r ibed in  the  hybrid approach to the NAD topology, 
Perhaps the most d i f f i c u l t  problem wkich faces the all-magnetic log ic  de- 
signer is t h a t  of providing fan-out. 
the  parer which is used t o  provide inputs  t o  receiving cores comes fmm 
the clock source. 
i n  those Wrid schemes which use t r ans i s to r s  t o  provide regeneration. 
A MAD device d t h  a reliable fan-out of two is suf f ic ien t ,  hawever, t o  
a l l cn r  t he  performance of general logical operations requiring much greater  
fan-out, This may be accomplished by u t i l i z i n g  additional clock pulses to  
The treatment of 
"he OR function macy be provided 
The negation 
This a r i se s  from the fact that a l l  
Power gain inthe o r d i n q  sense is not available except 
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a priming source. 
section is shown i n  f i g u r c  6. 
A tyDical s e r i a l  input-ser ia l  output s h i f t  reg is te r  
ADV. 0- E 
\---- 
Fip:re 5 AMP-MAD S h i f t  Register 
The propagation of a rrlll from l e f t  t o  r igh t  proceeds by activating clock 
and prime signals i n  the following sequence: 
ADV E+O, PFtTME, ADV O+E, .... 
high values of @e current for  performing advance, prime and s e t  oper- 
ations,  
in a typical  design, 
and 250 ma respectively, 
i n  order t o  keep average power dissipation a t  reasonable leve ls ,  AKP-KAD 
... PRIME, AW O+E, PRIME, 
AMP-Y? shift r eg i s t e r s  require r e l a t ive ly  
Nominal operating l eve l  for the  advance current i s  2 t o  3 amperes 
Prime and s e t  pulse currents a re  lower being 100 m a  
Because of the  requirement f o r  slow priming and 
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t r i v i a l .  
f o r  performing logic,  The primary a t t r i bu te  of magnetic devices is t h a t  
of non-volatile storage, the ab i l i t y  of a core t o  remain i n  a par t icu lar  
s t a t e  indef in i te ly  without fur ther  application of energy. 
an important consideration i n  power l imited environments such as space 
vehicles where the  standby power between clock pulses may be made t o  approach 
negl igible  values. 
hawever, the average power required often exceeds t h a t  of a conventional 
t r a n d s t o r i z e d  counterpart. 
reg is te rs ,  timers, etc.  t o  equipment with low clock rates. 
In general, magnetic devices do not display a natural  a b i l i t y  
This fea ture  is 
If the clock processing r a t e  exceeds approematply 10 Kc 
This limits the  application of magnetic shift 
Recent advances i n  law power Iu5.crominiatxized devices are seriously 
challenging the magnetic a t t r i bu te  of zero standby power while providing 
higher speed, smaller s ize  and t h e  greater  u t i l i t y  of combinational DC 
logic. 
important area. 
approaching 100 Kc a t  power l eve l s  i n  the microwatt range. 
log ic  systen with a power consumption of 10 microwatts per stage i s  ant i -  
cipated f o r  space application using micropawer logic  c i rcu i t s .  
basic  r e l i a b i l i t y  of microminiaturized devices constantly improving by 
v i r tue  of an industry wide e f fo r t ,  the ro l e  of magnetic log ic  appears t o  
be fading. 
NASA's Lewis Research Center i s  sponsoring much of the work in this 
Operating speeds of several  newly developed c i r c u i t s  a r e  
A complete 
With the  
Another advantage claimed for magnetic devices is t he  r e l i a b i l i t y  in-  
It  i s  assumed herent i n  the use of magnetic material and connecting wire. 
here t h a t  magnetic parameters affected by temperature have been compensated 
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sequentially t ransfer  data i n  a "tree'! wiring arrangement u n t i l  the  or i -  
g i n a l  s i n g l e  core data i s  available simultaneous137 i n  several  ~dt 'es,  
f a r  as fan-out i s  concerned, it appears t h a t  the b b r i d  approach using 
t rans is tors  provides an important advantage over the  rill-magnetic techni- 
ques which necessarily require considerable device and system complexity 
t o  achieve the same resul t .  
As 
E, Summary and Conclusions 
The foregoing description of magnetic log ic  has not attempted to 
describe the var ie ty  of possible approaches. 
lishing general logicdl operations have been implici t ,  re f lec t ing  the  t r ea t -  
ment of tk current l i t e r a t u r e ,  
magnetic devices have been described t o  provide a basic understanding of 
the  techniques involved, I f  t he  approaches described may be regarded as 
typical ,  then some conclusions about t h e i r  u t l l i t y  may reasonable be expected 
t o  apply i n  a general sense. 
The techniques f o r  accomp- 
Examples from two general classes of 
Infornation regarding t ransfer  and sh i f t i ng  operations are covered i n  
considerable d e t a i l  by current l i t e r a t u r e ,  but  the treatment of general 
magnetic log ic  schemes has been seriously neglected. This suggests the 
degree of f i f f i c u l t y  which has been encountered i n  t he  design of prac t ica l  
devices, 
achieve operations which conventional designers have come to consider as 
Complex clock programming and device configurations are  necessary t o  
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DC logic saystems i s  evidently superior because of the power gain and the  
i n  heren t si gn a1 level s t. and ari zation . 
After considering the a t t r ibu tes  of magnetic devices f o r  performing 
g e n e r a  logic, the popular core techniques do not appear t o  provide an 
evident superior i ty  i n  pmer consumption, reliabil i t .3 , sinxplicty, cost, 
size a d  f l e x i b i l i t y  over the conventional solid s t a t e  c i r c u i t  approach. 
Indeed, the requirements of performing the logical operati on6 charac te r i s t ic  
of digital computers appear t o  be a t  variance w i t h  t he  capabi l i t i es  of 
magnetic logic. 
mentation a re  thcse i n  which the  operations t o  be performed are  not clearly 
separated into "logic" and "memory". 
n e t i c  c i r c u i t s  applied to the  performance of integrated storage ard t ransfer  
operaticns reqr i red by a variety of d i g i t a l  processing functions. 
appropriate are tke  low speed operations inherent i n  input-cutput, in te r -  
face and peripheral equipment, 
programmers, timers, sequencers, etc. where the magnst,ic modules perform 
e n t i r e  functions ra ther  than discrete  operaticns of storage artdlogic. 
In these special applications where speed i s  low, the advantages i n  simpli- 
city, reliability, cos t  and power to  be gained through the use of magnetic 
c i r c u i t s  should not be neglected. I n  general applications, however, the 
presently developed magnetic circuits do not appear sa t i s fac tory  due to the 
several  problems inherent i n  t h e i r  use. 
The applications which are bes t  sui ted t o  magnetic imple- 
A strong case can be made f o r  mag- 
%st 
Typical applications include s h i f t  reg is te rs ,  
f o r  by proper design and that clock current amplitude and r i s e  time are  
within the l i m i t s  of proper operation. 
mechanism of magnetic storage and switching appears devoid of any known 
f a i l u r e  mode. This r e l i a b i l i t y  is however obscured by the large number 
of connections required by the device configuration and the complexity 
inherent t o  the system organization. 
depends upon the  connective paths and the clock pulse drivers.  
Under these conditions the basic 
The reliabil i ty of a magnetic system 
Simplicity and low cost  is often claimed as  a v i r tue  for  magnetic 
devices because of the simnlicity and cost  of the basic cores ut i l ized.  
It  should be noted however t h a t  the  task of providing several  turns abcut 
the  va r ious  apertures end connecting cores i n  a configuration t o  perfonn 
the basic log ica l  operations of AND, OR and negation is not generally 
anenable to  automated assembly. 
soldering appears t o  represent an item of considerable cost. 
The extensive amount of hand wiring and 
The physical sise of magnetic devices a re  generally one or two 
orders of magnitude l a rge r  than t h e i r  microminiaturized counterparts. 
Advances i n  th in  film magnetic log ic  hold some promise f o r  a signif icant  
s i z e  reduction, b u t  developments i n  t h i s  area have n o t  been extensively 
reported to date. 
The f l e x i b i l i t y  of magnetic devices i s  seen t o  be severely l imited 
by the  dynamic logic  approach and the d i f f i c u l t y  of achieving r e l i ab le  fan- 
out i n  the absence of act ive devices. The f l e x i b i l i t y  of conventional 
and industry e f fo r t  devoted t o  research and development of new and improved 
integrated circui ts .  
The law weight and power consumption of integrated c i r c u i t s  o f f e r s  
an important compensation f o r  the  increase i n  the number of c i r c u i t s  required 
for red1m-dS-t design of spsrce~om-e Pq_?ipent. 
i n  integrated c i r c u i t  technology w i l l  allow more complex c i r c u i t s  to be 
included within a single package t o  fu r the r  decrease s i ze  and weight. 
tegrated c i r c u i t s  also offer  s ip5 f i can t ly  improved r e l i a b i l i t y  performance; 
it i s  e m c t e d  tha t  the r e l i a b i l i t y  of single chip containing an en t i r e  
function can be shown t o  arnroach that  of a s ingle  discrete  transistor. 
The l o w  Dower consumption character is t ic  also tends t o  increase r e l i a b i l i i q  
by reducing temperature stress. The s igni f icant  reduction i n  the number of 
interconnections i s  a l s o  an important f ac to r  i n  r e l i a b i l i t y  improvement. 
1% is expected that acbm-ces 
In- 
Most integrated log ic  modules are  available i n  the form of a univer- 
sal gate function (NAND or NCR) These log ic  elements are quite  appropriate 
f o r  the construction of t h e  restoring function required for a multicle l i n e  
majority voted redundant system. 
universal  gate function have been studied. 
below; those commonly available a re  cmpared f o r  s u i t a b i l i t y  f o r  use in 
spaceborne redundant systems. 
able. 
Several types of log ic  available for the 
Each basic type is described 
One of these i s  chosen as par t icu lar ly  suit -  
B. Classification of Basic Types of Logic 
I t  appears tha t  most of the common types of t r ans i s to r  log ic  (TL) 
may be c lass i f ied  according t o  three basic  counling schemes used f o r  t he  
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111. Semiconductor Logic 
A. Introduction 
I n  contrast  with the numerous disadvantages and the general un- 
avai lab i l i ty  of magnetic log ic  devices, conventional semiconductor log ic  
has been used widely. Logic modules a re  commercially available fo r  con- 
struction of general logic  systems. 
of fe r  an order of magnitude reduction i n  s i i e  compared t o  magnetic log ic  
modules; they do not reqiiire high voltage o r  high peak Dower culses.  
They operate a t  frequencies many times greater  than comparable magnetic 
log ic  requiring the same average power, and provide the convenience of 
steady voltage outputs. 
Integrated semiconductor c i r c u i t s  
Integrated semiconductor c i r c u i t s  o f f e r  a s ign i f icant  s i z e  and 
power reduction compared t o  discrete  component semiconductor c i rcu i t s .  
The rapid acceptance of integrated and semiconductor log ic  elements a t t e s t s  
t o  the advantages of t h e i r  use. Therefore, integrated c i r c u i t s  have been 
chosen as more su i tab le  f o r  spaceborne d i g i t a l  applications than the dis- 
cre te  component c i rcui t ry .  The c i r c u i t  design problem is  then t ranslated 
t o  the problem of the  choice of su i tab le  types of c i r cu i t ry  and logic.  
A variety of such elements i s  available wi th  predictable charac te r i s t ics  
for a wide range of operating environments. 
Force of integrated c i r cu i t ry  f o r  use i n  the  improved Minuteman i s  a 
signif icant  fac tor  i n  the ava i l ab i l i t y  of r e l i ab le  integrated c i r c u i t s  and 
anpropriate r e l i a b i l i t y  data. 
The selection by the A i r  
There i s  also a large amount of goverment 
+V 
1 
f 
~ ~~ 
Figure 8 DC-TL Mrect Coupled-Transistor Logic (+NOR) 
+ V  
Figure 9 R-DC-TL Resistor-Direct Coupled-Transistor Logic 
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universal gate function. They are  described Felow. 
I. Linear impedance coupling t o  an input  t r ans i s to r  may be used 
t o  form R-TL, as shown i n  f igure 7 .  
available i n  integrated c i r c u i t  form. 
This type of logic is generally not 
Figure 7 R-TL Resi stor-Transistor Lode (+NOR) 
11. Direct coupling t o  a multiple output  t rans is tor  array (DC-TL), 
It  is commonly used i n  the more p rac t i ca l  
An impedance 
may be used as shown i n  f igure  8. 
modified forms, such a s  R-DC-TL (type 1 1 - A )  shown i n  f igure 9. 
is inserted i n  each input  l i n e  t o  improve operational characterist ics.  
Althoxgh t h i s  type of l c g i c  i s  sometimes referred to as r e s i s t o r  coupled- 
t rans is tor  logic ,  i t s  operation i s  not the same as R-TL, described above. 
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transient respanse,by reducing stored charge ef fects  during turn-off. 
b f 
-v 
Figure 11 D-TL Diode-Transistor Logic (+ NAND) 
't 
-V 
- I  
I . 
Figure 12 NS-D-TL Non-Saturated-Diode-Transistor Logic 
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Type 11-B coupling involves current switching and output buffering 
t o  prevent saturation of t h e  innut t ransis tors .  
sometimes referred t o  as emitter coupled-transistor logic (EC-TL) o r  current 
mode-transistor logic (CM-TL) . 
t rans is tor  logic (NS-E-"L), which uses an emitter-follower output buffer, 
This type of logic  i s  
One type of non-saturated-direct coupled- 
i s  shown i n  f igure  10. 
Figure 10 NS-E-TL Mon-Saturated-Direct Coupled-Transistor Logic 
111. Diode coupling uses non-linear input  summing t o  form the 
l og ica l  AND o r  OR fimction. 
f igure  11, which performs the  posi t ive logic NAND (AND-NOT) function. 
Saturation of the output t r ans i s to r  may be prevented by l imiting the 
The most common form of D-TL i s  shown i n  
minimum saturation voltage, as shown i n  f igure  12. T h i s  resu l t s  i n  a more 
constant "aero" output voltage, and diverts excess base c u r r e n t  t o  improve 
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power dissipation. 
f igurat ions are discussed and comnared i n  the paragraphs following the  
table. 
The general charac te r i s t ics  of these log ic  con- 
The i so la t ion  and speed-power rmkings for the three sa tmated  
log ic  types were obtained frm "The Changing Prospective i n  Microcircuits", 
Electronic Design, February 15, 1963, p. 56. 
r e s u l t  of a study of d i f fe ren t  types of log ic  f o r  s i n g l e  substances 
conducted by PSI. 
a l l  others for every anplication, but ra ther  t h a t  t he  charac te r i s t ics  of 
each me must be considered according to the par t icu lar  over-all system 
requirements, 
T h i s  a r t i c l e  describes the  
They observe that no one log ic  type i s  superior t o  
The i so la t ion  ranking is a q u a l i t a t i v e  measure of the  
innut  loading, the i so la t ion  between inputs,  noise immuniw, and varia- 
t i on  of i n p t  loading with parameter changes, i n t e rna l  fa i lures ,  and out- 
nut loading. 
those with lower i so la t ion  are ranked i n  increasing order. 
saturated log ic  types are inser ted  i n t o  the original ranking by a ccm- 
parison of t h e i r  general charac te r i s t ics  with those of the three saturated 
Logic types with the highest i so l a t ion  are ranked first; 
The non- 
logic types, 
The speed-power ranking i s  a quant i ta t ive measure of the product 
of propagation delqy and power dissipation of the  d i f f e ren t  log ic  types 
when similar components and techniques are  used i n  fabrication. T h i s  
I -  
Type 1 1 - A  coupling, shown i n  f igure  13,is a variation referred t o  
as T-TL which uses t rans is tor  coupling to obtain improved response. 
Logic cperation i s  equivalent t o  D-TL when inverse t rans is tor  gzin (BI) 
i s  low; coupling t rans is tor  action removes stored change during turn-off, 
and generally permits the  elimination of the output t r ans i s to r  base b i a s  
res is tor .  
Figure 13 T-TL Transistor-Transistor Logic 
C. Comparison of Logic Types 
A comparison of the  types of c i r c u i t s  described above i s  shown i n  
the table  below f o r  f i ve  types which are commercially available. They are  
arranged i n  the table  i n  increasing order of the number of equivalent corn- 
nment4s reauired for a 3-input universal gate function. 
of comTonents generally increases fabr icat ion comnlexity and increases 
A l a rger  number 
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D. Description of Logic Types 
Resistor-transistor log ic  (R-TL) i s  a basic scheme f o r  providing 
the NOR function f o r  WN posi t ive logic. 
iz-,ut s;zcg icte tbe & p u t  transistm, wHzh is nomallj. 5iased d f  
unless a t  l e a s t  one innut  i s  present. 
e i t h e r  the inverse majority or the NANID output, The addition of speed-up 
capacitors t o  the input res i s tors ,  although s igni f icant ly  increasing t rans ien t  
response, i s  not su f f i c i en t  to  reduce the power-speed product to that avail-  
able with other Qpes of logic. 
in te rac t ion  problems between inputs;  performance of t h e  device i s  sens i t ive  
t o  var ia t ions of the input  res is tors ,  biasing, and t r ans i s to r  gain. 
difficulty of fabr icat ing an integrated resistor-capacitor ccmbination fo r  
each innut  fur ther  decreases the s u i t a b i l i t y  of this tgpe of logic. 
The r e s i s t o r s  are used f o r  l i n e a r  
The b i a s  may be increased t o  provide 
The b i l a t e r a l  interconnection may create  
The 
Direct coupled-transistor logic (DC-TL) is a theoret ical ly  simple 
method of performing the NOR function f o r  NPN posi t ive logic. Ipmts are 
applied d i rec t ly  t o  t r ans i s to r  bases; the  common col lector  is the  output. 
actual operation, however, is limited by the  high sens i t i v i ty  t o  parameter 
var ia t icns ,  input  current "hogging" and l a w  input  impedance which l i m i t s  
fan-in and fan-out, and the low noise margin. 
have resulted i n  the  ac tua l  use of a modified version (R-DC-TL) which includes 
a low impedance resistor-capacitor combination on each input  t o  reduce the 
sens i t i v i ty  t o  noise, parameter variations,  a d  current "hogging", 
modification increases parer dissipation, propagation delay, and fabricat ion 
comlexity.  
These severe l imi ta t ions  
TMs 
Since the fan-out capabili ty of most NPN posi t ive log ic  NOR 
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character is t ic  var ies  considerably according t o  the design and technology 
used f o r  t he  construction of actual  c i rcu i t s .  
power-speed product are ranked first; those with higher power-speed 
nroducts a re  ranked i n  increasing order. 
are inserted i n t o  the ranking order indicated according t o  available data. 
Lop3.c %pes with t h e  lowest 
The non-saturating logic  types 
TABLE: I COMPARATITJE: RANKING OF AVAILABLE LOGIC TYPFS 
NAME 
T-TL 
D-TL 
NS-D-TL 
R-E-TL 
NS-DC-TL 
Function f o r  v p e  of Number of 
+ Logic Coupling Comnonen ts 
MAW I I1 -A 3 
NAND I1 I 5 
NAND I11 6 
NOR I1 -A 7 
NOR I I-B 9 
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Speed- 
Power 
Ranking 
1 
3 
2 
5 
4 
I sola t i  on 
Ranking 
4 
2 
3 
5 
1 
The newer versions of commercially available D-TL c i r c u i t s  o f f e r  about the 
lowest nower-speed product available fo r  c i r c u i t s  operating a t  mderate 
speeds and with good noise margins. Consideration of integrated c i r c u i t  
charac te r i s t ics  has s igni f icant ly  reduced the number cf individual 
i so l a t ed  cowonents compared t o  the number of d i scre te  components required 
for an equivalent c i r cu i t ,  TM en t i r e  input  diode array, as w e l l  as one 
l e v e l - s h i f t i q  diode, m a y  be constructed as one muJtiple-emitter t rans is tor ,  
Each additional input mere1:- requires an addi.tional emitter connection, 
Transistor-transistor logic (T-TL) i s  a simplified variation of 
D-TL emplaying t r ans i s to r  coupling directly t o  the  base of the  output 
t rans is tor ,  
and voltage swing t o  about the equivalent of E-TL, 
s h i l a r  t o  LTL, except that inverse gain of the  coupling t r ans i s to r  allows 
some "hogging" of inout current. 
imreas ing  *e o f f se t  voltage of the coupling transistor*; increased off- 
set voltage, i n  turn, decreases DC s t a b i l i t y  and n d s e  margin. Increased 
speed a t  low pawer l eve l s  i s  posPible because the coupling t r ans i s to r  
removes stored change from the output t r ans i s to r  t o  reduce turn-off time. 
The elimination of cne coupling diode reduces the noise margin 
Input i so l a t ion  i s  
The inverse gain cannot be reduced without 
The output inver te r  of D-"I, may be designed t o  prevent saturatiqn 
t o  reduce excess dr ive and stored-change effects ,  
by l imit ing the minimum "0" output voltage by a base t o  co l lec tor  clamp 
TMs may be accomplished 
t o  prevent saturation of t h e  output t rans is tor ,  as  shown above f o r  non- 
saturated diode-transistor lo& (NS-LTL) , The increased "0" output 
voltage WiU., hawever, be more constant with increases i n  output loading, 
schemes is derived from the outFut col lector  r e s i s to r ,  the power 
dissipation must he increased t o  allow fan-out canabi l i ty  regardless of 
whether the fan-out i s  used or not. 
The basic DC-TL scheme may be modified t o  provide non-saturated 
input logic (NS-DC-TL) . 
of in-li t  cnrrent "hogging", and increases input  impedance so t ha t  this 
type of l o g i c  of fe rs  h i p h  input isolat ion.  
t o  provide outFuts; both the OR and IJOR m a y  be Drovided conveniently. 
Good matching of components and close tolerance on a special  reference 
voltage supply are required. The clocking function may be obtained by 
controlling the negative voltage supply by gating or a sinusoidal voltage. 
A two phase clock i s  required f o r  f l ip - f lop  functions more complex than 
simple storage. An additional t rans is tor ,  which shares a common col lector  
h4th other input  t rans is tors ,  i s  required f o r  each input. 
difference between the I 1 l 1 I  and 11011 l eve l  i s  usually very small, resul t ing 
i n  reduced DC s t a b i l i t y  and noise margin. 
ation a t  the  emense of high power dissipation. 
The common emitter r e s i s to r  reduces the Droblems 
Various methods may be used 
The voltage 
NS-DC-TL offers  high speed oper- 
Diode-transistor logic (LTL) i s  nrobably the most nopular tyne of 
integrated c i r cu i t  logic,  due t o  i t s  s imi la r i ty  t o  discrete  comnonent 
c i r c u i t r j  and the excellent operating character is t ics .  D-TL c i rcu i t ry  
operates with wide parameter var ia t ions t o  minimize the noss ib i l i ty  of 
malfunction due t o  d r i f t  fa i lure .  Actual f a i l u r e  tes t inp h a s  ehown tha t  
redundant D-TL is not sensi t ive t o  most catastrophic fa i lures .  D-TL i s  
most commonly available as NPN posit ive lost NAND integrated c i rcc i t s .  
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The wide var ia t ion of performance charac te r i s t ics  f o r  
d i f f e r e n t  suppliers of the same logic types i s  due t o  several  causes: 
differences of circuit parameter design, lack of stmdard test cordit ions 
(temperature, fan-out, voltages, etc.), as  well as the rapidly improving 
technology i n  this f i e ld .  
previous elements (Westinghouse D-TL and Fairchild R-Dc-!CL) are  indicated 
i n  the  figure. 
the f i e l d  of integrated c i r c u i t s  makes it impractical t o  make an a r b i t r a q  
decision tc use only one l o r l c  element f o r  a l l  future  spaceborne redundant 
systems. 
of redundant systems, mag he used t o  make recommendations, however, 
based on available information. 
below may be used a s  a guide t o  the choice of c i r cu i t s ,  even through 
exact requirements may vary. 
Two recently announced improved versions of 
The rapid rate a t  which improvements have been made i n  
General character is t ics ,  as w e l l  a s  the snecific requirements 
The general charac te r i s t ics  discussed 
Since systematic redundancy is most e f f i c i e n t  and nowerful when 
the  basic  elements are  higuy  re l iable ,  the real izat ion of high system 
r e l i a b i l i t y  with minimum weight and power penal t ies  r e q i r e s  c i r cu i t ry  with 
high basic r e l i ab i l i t y .  
veriods of time, i s  usually realized when the c i r c u i t  configuration i s  such 
tha t  proper operation is not  excessively sensi t ive t o  parameter var ia t ion 
or  environmental extremes. 
a pa r t i cu la r  requirement f o r  most spaceborne systems; low Dower diss ipat ion 
High circuit reliability, especially f o r  extended 
High speed performance does not  appear t o  be 
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i f  suf f ic ien t  g a i n  is available. 
with increased speed and lower nower diss ipat ion under comnarable 
ccnditions. 
z t i t u t ing  an emitter follower f o r  the f i n a l  l eve l  sh i f t ing  diode. 
Lo@c operation is  eouivalent t o  L T L  
Additional gain may be e a s i l y  obtained for  LTL hy sub- 
The speed-power performance of some of the commonly available 
log ic  elements current ly  available a re  shown in f igure  14. 
shows the  advertised performance charac te r i s t ics  of d i f f e ren t  logic  types 
available fmm di f fe ren t  suppliers. 
T U s  f igure  
\ R'DC-TL NOR 
\ 
D-TL NAND 
AND p (WESTINGHOUSE) 
(FAIRCHIW) 
NS-D-TL \ (SILICONIX) 
x 0-TL NAND 
(SYLVANIAI 
\ NS-DC-TL N O m R  
I I I I 1 I I I I I I 
50 .2 b 1.0 2 3 5 7 0  20 30 
AVERAGE POWER 'DISSIPATION, P -MW 
Figure 14 Speed-Power Performance 
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input  m u s t  be able t o  provide suf f ic ien t  drive t o  cause the output to be 
"0" for proper operation. 
each output with the a b i l i t y  t o  drive several  i q u t s .  If actual  f a t l u r e s  
ma;. c m s e  a23 cf tbe iamts t o  a circ*dt t o  be overloaded, then any other 
c i r c u i t  receiving any of these innuts are also effect ively fai led.  -Id&- 
t i ona l  fan-out canabili ty i s  usually re f lec ted  i n  increased nower consum- 
t ion,  which, i n  turn ,  increases r e l i a b i l i t y  problems. 
Fan-out capabili ty i s  obtained by providing 
I n  contrast,the turn-on current f o r  posi t ive NAND log ic  i s  obtain- 
ed within each log ic  element. 
impedance input  whenever any innut  is "0". 
by the output t r ans i s to r  gain, and may be increased without s ign i f icant ly  
increased power requirements. 
c i r c u i t ,  ra ther  than by incuts ,  f a i lu re s  within an NAKD c i r c u i t  usually 
do not a f f ec t  proper operation of inputs. The back-to-back diode coup- 
l i n g  alko offers  good i so la t ion  character is t ics .  
has ver i f i ed  t h a t  f d l u r e  effects i n  D-TL i s  usually l imited t o  the 
c i r c u i t  i n  which the f a i l u r e  occurs. 
This drive current i s  diverted t o  a low 
Fan-out capabi l i ty  i s  provided 
Since dr ive  current is provided by each 
Actual f a i l u r e  t e s t i n g  
Limited tes t ing  f o r  t h e  e f fec ts  of both t rans ien t  e f f ec t  of 
high gamma radiation and t h e  permanent e f f e c t  of integrated neutron flux 
has shown t h a t  D-TL integrated c i r cu i t s  are more r e s i s t an t  t o  radiat ion 
6 than forms of DETL. The t rans ien t  e f fec ts  of high p a m a  radiation appear 
t o  be primarily due t o  the  leakage of the col lector  i so l a t ion  diode. 
is more susceptible because the la rger  n d e r  of common-collector t rans is -  
t o r s  used creates  a la rger  junction area. DC-TL was seriously affected a t  
DC-TL 
.: I 
z? 
- I  
is  a much more desirable character is t ic .  Available nower (and t o t a l  
energy) i s  often l imited on space missions: the addi t ional  c i r cu i t ry  
requi red  t o  reduce the  probabi l i ty  of system fa i lu re  will f u r t h e r  emphasize 
t h i s  problem. 
a minimum to  keep t o t a l  nower within available limits. 
performance of most integrated c i r c u i t s  depend on the temperature stress. 
The use of low power c i r cu i t ry  i s  an important f a c t o r  in reducing the  
temperature stress, which, i n  t u r n ,  improves the basic r e l i a b i l i t y  a d  
performance charac te r i s t ics  of the individual elements. 
The power required by individual c i r c u i t s  m u s t  be  held t o  
The r e l i a b i l i t y  
Although T-TL offers  high speed a t  low power l eve ls ,  i t s  
s e n s i t i r i t y  t o  parameter variation, noise, and innut  current, '%egging" 
has reduced t h e  general s u i t a b i l i t y  of T-TL. 
be a major disadvmtage hecause the individual c i r c c i t s  i n  a redundant 
snaceborne system are  required t o  operate re l iab ly  desnite sevel-e envirm- 
mental variations and the occurrence of f a i lu re s  w i t h i n  the system. Since 
inverse t rans is tor  action can l i m i t  t h e  innut  voltage signal, f a i lu re s  
within t h e  c i r c u i t  o r  on the outrut m a y  a f fec t  the  innuts. This t ransfer  
of f a i lu re  e f f ec t s  t o  inputs  would be a serious disadxwhage i n  redundant 
systems, where t he  e f f ec t  of f a i lu re s  must be minimized. 
This s ens i t i v i ty  a-pear? t o  
DC-TL appears t o  be even more sens i t ive  parameter var ia t ions 
and. f a i lu re  effects ,  except for  t he  various modifications which are used 
t o  reduce this nrohlem. 
vulnerable t o  output f a i lu re s  resul t ing i n  f a i l u r e  of in?ut signals. This 
occur,s Iwause the t r ans i s to r  turn-on current, i s  obtained from I rputs ;  any 
Posi t iv ,  NOR log ic  appears t o  be part icular ly  
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avai lable  integrated D-TL c i r c u i t s  appears t o  exceed the requirements of 
most spaceborne systems. 
traded fo r  lower power requirements by reducing the power supply voltages. 
Power dissipat3.m could he fur ther  reduced by a redesign of present D-TL 
c i r c u i t s  t o  use higher resistance values. 
c u l t  problem i n  present c i rcu i t s ,  since the  charac te r i s t ica l ly  low resis- 
tiVifiy of diffused r e s i s to r s  requires a la rge  area f o r  h i g h  resistance 
values. 
i n  which the semiconductors a re  diffused, as planned by Westinghouse f o r  
t he  near future,  would nermit c i r cu i t  desi,m fo r  s ignif icant ly  lower power 
diss ipat ion without the large areas and narrow s t r i p  layout required fo r  
t o t a l l y  diffused circui t ry .  
presently available f o r  general logic use. 
Some of this excess speed capabi l i ty  may be 
High res i s ta rce  i s  a diffi- 
The use of t h in  film r e s i s to r s  and capacitors on the si l icor? block 
Such single-chip Wbrid c i r c u i t s  are not 
I t  is expected t h a t  the posit ive log ic  NAND function w i l l  be 
used, since this permits log ic  design of functions as the sum of vroducts, 
which is convenient f o r  reduction and simplification by famil iar  methods. 
The NAND c i r c u i t s  shown are particnlarly versa t i le ,  since the  co l lec tor  
outputs may be connected together t o  form AND-OR-NCT log ic  functions 
d i rec t ly .  R-S flip-flops may be formed by interconnected NAND elements; 
formation of more complex functions such as  a compatible counter element 
require a large number of N.4ND elements and a two-phase clock. The majorily 
voter  i s  not a commercially available element, but it is e a r i l y  constructed 
from NAND elements. 
lr2 
6 7 gamma l e v e l s  o f  10 
o r d e r  of magnitude incrcace .  
t o  i n t e g r a t e d  neu t ro r  f l u x ,  b u t  no m i c r o c i r c u i t s  showed danage a t  o r d i n a r i l y  
expected dosages. 
t o  about  100 yea r s  of continnous exposure i n  t h e  Van Allen b e l t s ) ,  Texas 
Instrument  elements f a i l e d ;  F a i r c b i l d  elements showed some wavest-ape 
d e t e r i r o a t i o n :  S i g n e t i c s  and discrete component D-TL shewed no n c t i c e a h l e  
e f f e c t s .  
t o  10 R/sec., whi le  S i g n e t i c s  D-TL withstood an 
S i F , e t i c F  D-TL a l s o  showed more r e s i s t a n c e  
A t  a flux dose of 2.6 x 10" neutrcns/cm.2 ( equ iva len t  
E. Logic Se lec t ion  
I n t e g r a t e d  D-TL c i r c u i t r y  appears t o  be  t b e  mcst a m r o p r i a t e  type  
of l o p i c  f o r  gevera l  use i n  redundant l o g i c  systems f o r  m a c e c r a f t  misFioPs. 
I t  b7as been chose!? f o r  t h e  genera l  advavtapes of f e a t u r e s  descrjbec! abcve, 
and p a r t i c u l a r l y  f o r  i t s  s u i t a h i l i t y  f o r  u s e  i n  redundant sracel-orne Ecgip- 
ment, which r equ i r e s  both  high immunity t o  n o i s e  and narameter v a r i a t i o v ,  
as well  as reasovakly low rower d i s sapa t ion .  
gene ra l ly  n o t  available i n  t h e  var ious  forms of X-TL. 
is equiva len t  t o  D-TI,, cur re r . t ly  a v a i l a b l e  elements a r e  t o o  s e n s i t i v e  t o  
i m u t  c u r r e n t  tthogginglt t o  be s u i t a b l e  f o r  use  i n  redundant systems. 
These requirements a r e  
Although T-TI, logic 
D-TL i s  known t o  have h igh  n o i s e  immunity, good inpu t - to -ou tmt  
i s o l a t i o n ,  ~ o o d  c a p a h i l i t y  wi th  o t h e r  c i r c u i t r y  and r e l a t i v e l y  low power 
consumption. D-TL i s  p a r t i c u l a r l y  i n s e n s i t i v e  t o  d r i f t  f a i l u r e s ;  f a i lu re  
t e s t i n g  had shown t h a t  t h e  e f f e c t  of most c a t a s t r o p h i c  f a i l u r e s  i s  n o t  
e s p e c i a l l y  harmful i n  redundant l o g i c  networks. The speed c a p a b i l i t y  of 
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The NAND implementation shown u t i l i z e s  common output log ic  so that 
t h e  voter  requires only tre more gates than conventional majority voters, 
and r e t a ins  a two element input  t o  output propagation d e l a y ,  NOR implemen- 
+.+: u a u r u r i j  rm f;';o~mr, would require 0 tc+ud. of &gWv gates and fcur element 
input  t o  output propagation delay to obtain i m u t  i so l a t ion  for NPN posi t ive 
logic. 
be more r e l i ab le  i n  normal operation ( a l l  innuts  a l ike)  than a more conven- 
t i o n a l  configuration, since very feu s ingle  f a i l u r e  modes can cause the 
output to  disagree with the inputs  when a l l  inputs  are ident ical .  
It is  e m c t e d  t h a t  t h e  i so la ted  innut  majority element shown will 
If higher orders of redundancy are  used, then each input  i s  
provided with i so la t ion  gates,' Since component redundancy i s  not used t o  
pro tec t  against  s ingle  failures, a simple tes t  consisting of monitoring 
the log ic  output w h i l e  applying a l l  combinations of log ic  inputs w i l l  
completely t e s t  the operation of the circuit, 
voter  would significantly reduce the siye and weight of a redundant system 
uhen compared to one using individual packages, 
majoritg. voter  i s  of par t icu lar  importance because it is used repe t i t ive ly  
i n  a redundant system, 
A custom-packaged majority 
The packaging of this 
G. Comparison of Suppliers 
Integrated,  single-chip D-TL NAND elements are available from 
Sylvania, Sil iconix,  Westinghouse, and Signetics,  among others. 
power-sneed performance and power dissir?ation a t  comparable voltages are  
shown below i n  Table 11. 
speed performance; t h e  Signetics gate with low power connection o f fe r s  the  
Advertised 
It i s  noted t h a t  Si l iconix offers  the best pOirer- 
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F. I !a jor i ty  Voter Design 
F a f l u r e  t e s t i n g  has shown that .  ? a r t i c u l a r  ca re  m i l s t  ? E  -sed f o r  
t h e  d e s i p  of r e s t o r i n 7  elements so tha t  f a i l u r e s  on one iri-ut t o  t h e  
r e s t o r e r  do no t  cause f a i l u r e s  on o t k r  i r - u t s ,  t h e  f a i l  tires i n  t h e  
r e s t o r i n p  elements do  n o t  cause f a i l u r e  of a majority cf innu t s .  T h i s  
t e s t i n g  has shown t h a t  a convent ional  ma jo r i ty  element I~ wnztker cor.str.;ct,ed 
as the dnimum d i s c r e t e  component c i r c u i t ,  o r  of in te rconnec ted  KCR or I1.4ND 
elements) m a y  experience f a i l u r e s  which e i t h e r  cause immediate f a i l u r e  of 
t h e  e n t i r e  s e t  of r e s t o r e r s ,  o r  w’hich would cause the same r e s u l t  i f  a 
s i n g l e  inpu t  e r r o r  O C C U F S ~  I f  such e f f e c t s  are overlooked, t h e  system 
re l i ab i l i t y  m a y  be s e r i o u s l y  degraded. Shown i n  f i g u r e  15 i s  a t h r e e  
inrut majority element using RAND elements which cannot cause an e n t i r e  
se t  of r e s t o r e r s  t o  f a i l  due t o  any s i n g l e  f a i l u r e s .  
h 
M A J ( A ,  
Figure  15 Majori ty  Uement wi th  I n n u t  I s o l a t i o n  
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redundancy when power is limited, and will increase basic r e l i a b i l i w  by 
reducing temperature s t ress .  
Sylvaina NAND element i s  not reconmended for general use i n  spaceboxme 
redundant systems. 
element with high fan-out capability. Although Siliconix offers superior 
berformance charac te r i s t ics  fo r  the  NAND function, when comared t o  West- 
inghouse iUMSignetics, the  advantage i s  urimarily tha t  of increased speed, 
which i s  n o t  necessarily required f o r  most space missions. 
r e l i a b i l i t y  data appears t o  be lacking, due t o  the l imited production of 
Si l iconix  elements. 
i n t o  other po ten t ia l  advantages, such aa operation with parameter change, 
grea te r  fan-out capabili ty,  and compatibility with redundancy t e s t ing  
techniques. 
h e  to the high power requirement, the 
The Sylvania NAND i s  most useful as  a high speed 
Accurate 
The Sil iconix NS-D-TL c i r c u i t  merits fur ther  study 
The operational charac te r i s t ics  of the  Signetics and Westinghouse 
NAND gate are qui te  simllar; the Signetics gate can operate a t  somewhat 
lower power dissipation when this mode of operation i s  chosen. Although 
r e l i a b i l i t y  data i s  available f o r  both suppliers, Westinghouse has the mre 
extensive r e l i a b i l i t y  t e s t ing  program f o r  t h e i r  integrated c i r cu i t s ,  The 
ava i l ab i l i t y  of accurate reliability data  is an important requirement for 
the  e f f i c i e n t  design of high r e l i a b i l i t g  redundant systems. Westinghouse 
operating l i f e  t e s t s  of early models a t  25OC has indicated a f a i l u r e  r a t e  
b e t t e r  than .053% per Id hours per element a t  SO$ confidence. 
expected t h a t  continuedimprovenents and increased sample s i ze  w i l l  ve r i fy  
I t  i s  
3 
a f a i l u r e  r a t e  of b e t t e r  than .OOl% n e r  10 
confidence, as  required by the A i r  Force improved Minuteman program. West- 
hours per element with a high 
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lowes t  t o t a l  power d i s s k s t i o n  a t  t h e  same power supply vc l t ages .  
S i l i c o n i x  +LV 
S i l i c o n i x  +?V 
Signe t i cs  +4V, -2V 
S i g n e t i c s  (low power) +4V 
Westinghouse +.hV 
Westinghou?e +6V 
Sylvani  a 
Power 
Di. s s i p a t i o n  
5 m  
2 
6 
2.8 
3 07 
8.5 
15.0 
Power-Speed 
Prclduct @ 2 5 O C  
-9 
60 x1Q watt-sec 
38 
180 
168 
190 
Delay and b ina ry  counter  elements are  a v a i l a b l e  from FestinFhouse 
and S igne t ics .  The c u r r e n t  I ies t i  nghouse binary element r e q u i r e s  consider-  
ab ly  more power than  t h e  S i g n e t i c s  because t h e  ldestinghouse element (which 
d i s s i p a t e s  7 5  mw.) c c n s i s t s  of i n t e rconnec ted  K4ND func t ions  on t h e  s i l i c o n  
c'7i.p. 
ceupl ing and s t e e r i n g .  
b i n a r y  counter a v a i l a b l e  soon. 
would not  be as s e n s i t i v e  t o  in?ut  rise and f a l l  time as t h e  c a p a c i t o r  
coupled elements, a l though e i t h e r  type w i l l  count a t  frequencSes i n  excess  
of 1 megacycle 
The Signetics counter  r e q u i r e s  16 milliwatts, and uses  c a r a c i t i v e  
Westinghouse ~ l a n s  t o  have a ca rac i to r - s t ee red  
The Westinghouse d i rec t -coupled  elements 
The use  of low Dover c i r c u i t r j  i s  considered to Fe an jmportant  
cons idera t ion ,  s i n c e  it w i l l  allow g r e a t e r  f l e x i b i l i t y  on t h e  use of 
charac te r i s t ic .  
I n  addition, the  base b ias  r e s i s t o r  i s  brought t o  a separate lead so that 
a negative voltage m a y  be used t o  improve t rans ien t  response. 
this point i s  par t icular ly  important f o r  t h e  t e s t ing  rrocedures described 
i n  the next section of t h i s  report. 
T h i s  is  emected t o  be used t o  reduce power requirements. 
Access t o  
It appears from currently available catalog information t h a t  
Signet ics  i s  uresently the xost suitable single supplier for integrated 
c i r c u i t  elements f o r  the  constructicn of redundant spaceborne equipent .  
Signetics offers a re la t ive ly  c o q J e t e  catalog l i n e  of elements reauired 
4cr d i g i t a l  system design, and generally offers  s ignif icant ly  lower power 
requirements. The use of a senarate connection f o r  the t r a n s i s t m  base 
return is Darticularly su i ted  fcr the  arnl icat ion of the t e s t ing  prccedures 
t o  be descriked l a t e r .  
t h a t  t h e  Signetics c i r c u i t s  are m i t e  sui table  f o r  peneral use, and a re  n o t  
par t icu lar ly  sensi t ive t o  parameter variation, noise, temperature, o r  the  
e f f ec t s  of radiation. 
Indenendent c i r cu i t  t e s t inp  has generally observed 
The choice of S i w e t i c s  as  the most su i tab le  supplier is not 
based on a single parameter, but  i s  based on the  several. charac te r i s t ics  
described above. 
c i r c u i t s  which are expected t o  be important for redundant systems include: 
low power disEiiation, s ingle  power supply operation, complete l i n e  of I)-TL 
log ic  modules available, compatibility with t e s t i n g  techniques f o r  redundant 
systems, and ava i l ab i l i t y  of r e l i a b i l i t y  t e s t i n g  data. 
The more important charac te r i s t ics  applicable t o  Signetics '  
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inghouse i s  a major supplier of integrated c i r c u i t s  f o r  the Minuteman uro- 
gram (Texas Instruments i s  the  only other major suppl ier) ,  which i s  the 
first high volume integrated c i r c u i t  contract. 
house include drivers,  sense amplifiers, several  types of switches, and 
various z e n e r a l  m$.ifj ers ,  as he l l  as cornlion logic elements. 
is currently manufacturing R-K-TL and T-TL logic elements i n  addition t o  
D-TL, and has extersive capabilit5- f o r  custom c i r c u i t s  and var ia t ions of 
current elements. 
developed f o r  JPL. 
f i c a n t  factor  i n  the reduction of the s i ze  and weight of redmdant ~ q ~ i i m e n t  
when compared t o  individual package designs. 
Circui ts  supplied by Westing- 
Westinghcuse 
A 50 NAND gate element on a s ine le  s i l i con  chip has been 
Combinjng the functions Fer package would he a signi- 
Signetics of fe rs  a variety of integrated D-TL c i r c u i t s  and integrated 
components f o r  l a b o r a t o q  evaluation, 
and l i f e  t,ests. 
icdicated a f a i l u r e  r a t e  as low as -12% Fer 10 hours per element a t  50% 
confidence. The c i r c u i t s  appear t o  be compatible with most input-output 
eouipment, as  well as the redundancy t e s t ing  techniques described in the 
next section of this renort. Performance t e s t ing  and evaluation of most 
of the  Signetics c i r cu i t s  have been performed by the U.S. Naval A i r  Gevelop- 
merit Center . 
advertised snecif icat i  ons and seem qui te  sui table  f c r  building logic  systems. 
The stardard c i r c u i t  and lead arrangement of the  Signetics gate allow a 
considerable degree of f l e x i b i l i t y  i n  the  choice of the r a r t i c u l a r  character- 
istics. 
They have conducted noise sens i t i v i tx  
0 The operating l i f e  tests of t h e  NAKD element a t  25 C have 
3 
€ Their tests indicate  t h a t  Signetics c i r c u i t s  generally meet 
A change i n  the connections t o  the  gate a l t e r s  the  speed-power 
Jl7 
The s t a t i s t j - ca l  relationshin betwecn r e l i a b i l i t y  and operating 
time i s  derived by assuming t h a t  f a i lu re s  occur a t  constant r a t e  and are 
inherent ly  random and indenendent. 
mdnter;ai;ee,the relia%il5t;. zf a G~icd m l l l t i d e  line, majority voted 
redundant system f a l l s  off and becomes l e s s  r e l i ab le  than the non-redundant 
version. 
subject  t o  s t a t i s t i c a l  f a i l u r e  eventually cause the majority voters t o  have 
incor rec t  outmts .  
r e l i a b i l i t y  curve i s  the charac te r i s t ic  which is exploited t o  provide bigh 
After some period of operation without 
T h i s  behavior i s  normal since t h e  greater number of compcnents 
The i n i t i a l l y  f l a t  portion of the redundant system 
mission r e l i ab i l i t y .  
Since cu r ren t  spaceborne equipment i s  unattended af te r  mission 
commencement, it is important t o  assure t h a t  the equipment i s  i n  perfect 
working order "before launch". I t  may not always be x a c t i c a l  t o  completely 
tes t  each par t  of a redundant system a f t e r  f i n a l  assembly and i n s t a l l a t ion  
i n t o  a mace vehicle, and t h u s  the term "before launch" includes diagnostic 
t e s t ing  before f i n a l  ascembly. 
may be conveniently diagnosed f o r  the mesence of f a i lu re s  a-fter f i n a l  
assembly and in s t a l l a t ion  i n  a space vehicle. 
during the  pre-launch t e s t  period when the  vehicle i s  about t o  begin i t s  
mission. Essentially the  technique employed i s  t h a t  of removing the f a i l u r e  
masking ef fec ts  of redundancy and t e s a n g  the repl icated systems separately. 
It  Will be shown t ha t  a redundant system 
This m a y  bf accomplished 
The function of these t e s t s  i s  i n i t i a l l y  t o  detect  the occurrence 
of a f a i l u r e  and secondly t o  determine its location. The t e s t s  would be 
IV. Failure  Testing of Redundant Systems 
A. Tntroduction 
1. Characterist ics of Redundant Systems 
The outstanding a t t r i bu te  of a redundant system i s  tha t  of 
providing high re l iabi l - i t7  f o r  a longer period of time than the ncn- 
redundant counterpart, 
shin f o r  a simple system shown in figure 16. 
systems begin operation with all c i r cu i t s ,  subsystems, wiring, etc.  i n  a 
f a i lu re  f ree  condition. 
Typical r e l i a b i l i t y  curves depicting t h i s  re la t ion-  
I t  is assumed here tha t  both 
1.0 
RELIABILITY 
I 
0 
- 
CONVENTIONAL 
SYSTEM 
R I 
I 
I 
I 
- -  A 
MTBF(CONVENTl0NAL SYSTEM)- 
I OPERATING TI ME - 
- -  
period between maintenance checks should be suf f ic ien t ly  s h o r t  so t h a t  the 
re l iabi l i ty  f o r  the  mair\,tename period. is FLgh. 
repeatedly traverses the  i n i t i a l l y  f l a t  portion of the  redundant reliabil i ty 
The probabili ty of operation 
curve. 
The general problem of diagnostic tes t ing  i s  t o  provide sui table  
t es t  f a c i l i t i e s  and methods which are  effective i n  determining whether a 
f a i l u r e  has occurred, and t o  determine i t s  location. 
the  implementation of t e s t  f a c i l i t i e s  en ta i l s  many considerations, ranging 
from basic s y s t e m  configuration to the de t a i l s  of circuit design. 
conventional non-redundant system, t e s t  provisions are a l l  too often given 
only token consideration. 
e f fec t ive  o r  inconvenient, the diagnosis, failure location and renair  of the 
equipment is often made nossible through the  i n g e w i t y  of an exnerienced 
In a redundant system 
In a 
Although the t e s t  features  provided rnw be in- 
technician. 
d i f f i c u l t  task. 
f a c i l i t i e s  i n  t h e  i n i t i a l  design stages becomes extremely important. 
A redundant system similarly encumbered imnoses a much more 
Thus t h e  need f o r  in tegrat ing system configuration and t e s t  
2. Testing of Conventional Systems 
The techniques f o r  detecting a f a i lu re  in a redundant system 
represents a problem which i s  al ien to t h e  t e s t  ~hiloso~hy of conventional 
systems. I n  a non-redundant system the e f f ec t  of a failure is ra ther  
dramatic and is usually evidenced by e i ther  p a r t i a l  o r  t o t a l  q-stem fa i lure ,  
o r  obvious changes i n  operational behavior. 
detecting an error,  but is s m a l l  consolation t o  the user who loses  the  
service of a system without warning, perhaps a t  some crucial moment. 
This simnlifies the problem of 
Total 
1mef~: l  i n tieci(iinF whet.her t h e  ecpipment should be f i n a l l ?  assernk,led ;zSd 
ins.tal.led i n t o  the  space vehicle o r  i.f thr;. equipment i s  f r e r  o f  fa i I .ures  
m d  rea* f o r  launch. The goa l  here  1s t o  a s su re  t , h a t  a l l  of t h e  i . n i t i a 1  
f a l l u r e  protect ior :  which has been designed i n t o  t h e  system i s  ava i l ab le .  
I n  a non-redandant s-,.sten: the  best  one c m  do i s  t o  t e s t  t h e  systerr, 
then hone t h a t  no f a i l . u re s  occur. The s t a t i s t i c a l  n a t x r e  of f&!crr: 
occureme,  hmever ,  o f f e r s  l i t t l e  a s w r a n c e  t h a t  a T a t l i x c  will n n t  OCC!IX+ 
j u s t  a f t e r  mi 5sj.m commencement. 
m!-?siwL faZlure  i n  a non-redundant system. The redundant COUI ter--art, 5 s 
obvtously bet ter  s i l i t ed  t o  t o l e r a t e  random f a i l u r e s .  Fur ther ,  a t y r t c a l  
o rde r  th ree  redundant system which has been diagnosed t o  he f r e e  c.f' f a i l n r e s  
p r i o r  t o  mission commencement i s  n o t  vu lnerable  t o  s i n g l e  f a i l u r e c  2:d t h u s  
o f f e r s  a h i g h  degree of aszurance of mis-: J L ~ n  swcess . 
This  occurrence o f t en  nrec?.p,itates t c t a l  
Fu r the r  tests would be u t i - l i zed  t o  i s o l a t e  and l o c a t e  %he f a i l u r e .  
' h e  g o a l  here i s  t o  e f f e c t  r e n a i r  and thus  r e t u r n  t h e  system t o  x r f e r t  
working order. 
rer.air or  rer lacement  f a c i l i t i e s ,  a d u p l i c a t e  s p t e m ,  which has beer, fcund 
f r e e  from f a i l u r e ,  m q -  be r equ i r ed  +a expedi te  sctned!lled i n s t a l l a t i c n  i n t c  
t h e  space vehic le .  
Since t h i s  may consrme cons iderable  t ime and involve  s r e c i a l  
For  r edmdan t  systems which r ece ive  maintenance t h e  ri.irTpse of 
d iagnC:Pt ic  t e s t i n g  is afrain t o  d e t e c t  and l o c a t e  failures. 
ever ,  is t o  r e tu rn  the sFstem t o  n e r f e c t  wcrking o rde r  and thus  ass i re  t h e  
highest .  nosslbl-e r e l i a b i l i t ; y  duriny t h e  e n t i r e  o?erati  on31 1 i f e  cf t i e  eq ! i ip  
ment. IF orde r  f o r  p e r i o d i c  matntenance t c ?  be e f f e c t i v e  i.t fol-lcws t h a t  tk 
Tbe g c a l ,  l i<w- 
be detected a t  the c i r c u i t  t e s t  point l e v e l  by changes i n  normal wave-shape. 
A t  the comronent l eve l  the degradation r n q  be considered as  a fa i lure .  
the  c i r c u i t  l e v e l  this condition represents an impending failure. 
stadzbXy i t  fs iiiprtziit to detect  md repsir  h p e n f i ~ g  fail.zres since it 
is very l i k e l y  tha t  t he  c i r c u i t  will soon fail.  
important aspects of periodic maintenance of non-redundant systems. 
t h e  system may be operated normally and the various t e s t  points monitored 
t o  detect  marginal voltages, wave shapes or  r i s e  times. This represents 
a very t i m e  consuming procedure and is severely l imited i n  effectiveness 
by the  number of tes t  points which are provided. 
are then essent ia l ly  undetectable. 
A t  
Under- 
This  i s  one of the  more 
Often 
Many m a r g i n a l  components 
Another problem which often a r i s e s  i s  when a f a i l u r e  i n  c i r c u i t  
operation becomes sporadic. 
f o r  most of t h e  time making the  location of the f a u l t  a d i f f i c u l t  task. 
As so often happens, j u s t  as  maintenance personnel are i n  the Drocess of 
converging on the f a u l t  location, the f a u l t  disappears and the  system 
oDerates normally. 
encugh t o  allow an adequate diagnosis of the d i f f icu l ty .  
I n  this case the system mas operate normally 
The problem here i s  t h a t  the f a u l t  i s  not Dresent long 
A more powerful approach for locat ing impending and svoradic fa i l -  
ures involves the anplication of stress t o  the system. T h i s  w i l l  eften 
prec ip i ta te  a c i r c u i t  f a i l u r e  by subjecting covcnents  t c  a condition which 
magnifies any degradation. 
f o r  imposing system stress--environmental and e lec t r i  cal. 
Consider now t h e  two general classes of approaches 
Environmental 
systen f a i l u r e  usua l ly  i n d i c a t e s  t h e  f a i l u r e  of a majcr f iwc t ion ,  cuch as 
a power suvnls. or  c lock  generator .  
D a r t l a 1  f a i l u r e s  n o r m d l y  proTci.de symptoms which,wht:n analyzer!,are va luab le  
i r  conTFerging on the  f a i l u r e  loca t ion .  I n  a redundant system t h e  e f f e c t  of 
a Eon-cr i t ica l  f a i l u r e  i s  no t  evidenced hy any change i n  s i s t em kehavior.  
This  means t h a t  t h e  effect  of a f a i l u r e  does n o t  provide  gross  symptoms 
which may ke used t o  i n d i c a t e  i t s  occurrence o r  detern6ne i t s  loca t ion .  
The so lu t ion  t o  t h i s  unique problem i s  suggested through s e v e r a l  avenues of 
'3harlges i n  ope ra t iona l  behavi cr  and 
approach which r ep resen t  d i agnos t i c  r o u t i n e s  and implementation schemes 
unique t o  redundant systems . 
Eefore cons ider ing  t h e  un;.aue demands which a redundant system 
imposes on t h e  r equ i r ed  t e s t  f a c i l i t i e s ,  i t  is useful t o  c o n s i d w  scme 
approaches which a r e  app l i cab le  t o  d i g i t a l  systems i n  ge re rz l .  Tbese 
gene ra l  approaches inc lude  waveskape monitor ing and t h e  a m l i e a t i o n  cf 
va r ious  s t resTes  t o  enhance t h e  chance of d e t e c t i n g  n resen t  o r  p o t e n t t a l  
f a i l u r e s .  
proaches t c  be suggested anpear t o  o f f e r  a more inclusive r e n e r t c i r e  of 
t e c h i q u e s  from which t o  choose. 
The combination of genera l  approaches hi t h  t h e  s r e c i f i c  sp- 
I n  a convent ional  system a f a i l u r e  of some c i r c u i t  o r  sub-systcm 
ncrmally provides  an  i n d i c a t i o n  of i t s  occurrence hy t h e  resultant changes 
jn opera t iona l  behavior.  These are u s u a l l y  des igna ted  a s  ca t a5 t roph ic  
f a i l u r e s .  Degraded comTonents which are no t  s u f f i c i e n t l y  margj-nal t o  cause 
c i r c u i t  f a i l u r e  are more d i f f i c u l t  t o  d e t e c t  because t h e r e  i s  no i n d i c a t i o n  
of a change i n  q-r;tem behavior.  Often, however, a degraded ccmmnent m a y  
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they are  nc t  readi ly  amenable t o  system tes t ing  but f i nd  greater u t i l i t y  
a t  t h e  comonent or sub-system level. 
of highly r e l i ab le  components, i.e., by careful ly  controlled production 
A case i n  point is the development 
followed by extensive t e s t ing  under a var ie ty  of environmental and elec- 
t r i c a l  conditions. 
E lec t r ica l  s t r e s s  i s  a more convenient method f o r  detecting 
marginal comonents and imnending fallures.  
i n g  an ell t ire gystem simultaneously i s  tha t  of marginal voltaee testing. 
I n  this approach the system power sunnly voltages are varied tc combinations 
of m a x i m u m  and m i n i m u m  leve ls  for which the c i r c u i t s  were designed. 
a l l  defective components, modules or sub-systems have been detected and 
replaced the system Dower supplies are returned t o  t h e i r  ncminal values. 
Marginal voltage t e s t ing  i s  often combined with simulaticn routines and 
s t a t i c  and m a m i c  measuring techniques to  provide an inclusive test program. 
A convenient method for s t ress -  
"Then 
Simulation programs provide a form of e l e c t r i c a l  s t r e s s  which is 
seen t o  exercise the var ie ty  of operatiorial functions which a system m a y  be 
required t o  perform under actual operating conditions. 
simulation technique may subject the system t o  operational meeds which are 
not  encountered i n  normal system operation. 
varying the frequency of system clock generators t o  e i t h e r  increase o r  
decrease the  speed of operation. I n  a spaceborne sequencer, for example, 
it may be necessary t o  sneed UD t h e  occurrence of time events by several  
orders of magnitude i n  order t o  test a l l  functions i n  scme reasonable t e s t  
period. 
Often hmever, a 
T h i s  might be accomlished by 
I n  other applications increasing the  speed of operations to the  
s t r e s s  may be t y p i c a l l y  sub-divided i n t o  temperatxre,  humidity, Frescure 
v ib ra t ion ,  shock, r a d i a t i o n ,  e t c .  The anp l i ca t ion  of one o r  combinatioc 
of t h e s e  environmental stresses i s  seen t o  p r e s e n t  t h r e e  main prot lems;  
1) 
d i f f i c u l t y  of performing measurements i n  an a l i e n  2nd o f t en  dangerous en- 
vironment, and 3) 
s t r e s P e s  ar.d t h u s  caus inp  unwarranted damage 01’ d e s t r u c t i  cn. 
t h e  qize,  comrlexi ty  and c o s t  of t h e  f a c i l i t i e s  r eqc i r ed ,  2 )  the 
t h e  p o s s i b i l i t y  of s u b j e c t i n g  components t e  unnecessary 
Temperature s t r e s s  is nerhaps the  most nopnlar  arproach heca:se  of 
i t s  n t i l i t y  i n  causing ra rameter  changes i n  r e s i s t a n c e ,  capaci tance,  leakage,  
gaiv,  threshold,  e t c .  A second advmtage  i s  t h e  small amount of a d d i t i m a l  
f a c i l i t i e s  which are r e q ~ r e d .  Often, t emnera tme stress may be  conven- 
i e n t l y  applied by c o n t r o l l i n r  t h e  system coo l ing  t o  i n c r e a s e  o r  decrease 
ope ra t iona l  temperature.  
o f t e n  make c i r c u i t  opera t ion  marfinal when such chanFes a r e  beyond t h e  
normal s c e c i f i e d  design l i m i _ t s .  Thus a comronent which has beconie only 
s l i g h t l y  marginal  a t  normal ope ra t ing  temperature ,  and i s  i n d i c a t i v e  o f  
impending f a i l u r e ,  m a y  be magnified by temperature  stress t o  p r e c i p i t a t e  
c i r c u i t  f a i l u r e .  
s i s t o r s  f o r  leakage c u r r e n t  degradat,ion a t  e leva ted  t e m e r a t u r e s .  
system t e s t  t h e  inc reased  leakage c u r r e n t  of degraded t r a r s i s t o r s  causes  
c i r c u i t s  t o  beceme o u f f i  c i e n t l y  marginal  t o  e f fec t ,  c i r c c i t  f a i l u r e .  
Component v a r i a t i o n s  caused by temperatidre s t r e s s  
This method i s  o f t en  used, f o r  example, i r ,  t e s t i n g  trar,- 
I n  a 
The remaining t y p e s  of environmental  s t r e s s  are d i f f i c - i l t  t o  imvose 
on a system without  t e s t  f a c j l i t i e s  of v a s t  comnlexity. For this reason 
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by t he  vast  improvement ir, r e l i a b i l i t y  which a r e d i d a n t  system provides. 
Since a conventional system normally provides l i t t l e  indication 
of an impendip! fail..xe, the  only availzble r e so r t  by irhich the s;.stem qrral- 
i t y  m q ~  he diagnosed is by the  appllcetion of stress. 
inconclwive test of the  systems a b i l i t y  t o  perform reliabl7.  
daqt system the  application of s t ress  t o  components and circTuits f o r  the  
plupose of detecting impending failwes i s  not of signil"icant valile becailse 
the  e f f ec t s  of i n d i v i d x l  failwes are masked by the  s y s t e m  cor2igwation. 
Althollgh redmdant systems are able  t o  to l e ra t e  i a i l u e s  withollt cmsing 
t o t a l  s p t m  failwe, it is  often desirable t o  diagnose the systen t o  de tec t  
any in t e rna l  f a i l w e s .  
which redrrce the a b i l i t y  of a r e d l . a n t  system t o  withstand in te rna l  fail- 
m e  a c t s  l i k e  stress by modifying the configuration so t h a t  the Tai lme 
msking e f fec t s  a r e  removed. 
will be indicated hy the  behavior of the system. 
w i l l  describe techniqiies f o r  detecting and locating feiliu-es in redmdant 
It is, however, an 
In a redm- 
It w i l l  be shown t h a t  t h e  application of conditions 
I n  t h i s  manner, f a i h r e s  which a re  present 
The iollowine, paragraphs 
systems. 
An order-three, mdtiple-l ine,  majority-voted redmdant shift 
register system w i l l  be wed t o  demonstrate basic  approaches. 
for ease of e q h t i o n  ami is not intended t o  sqgest tha t  the approaches 
ma7 not be extended d i rec t ly  t o  more general system configmations, or t o  
higher-order red*mdant systems. 
dant sptems will Involve a hierarchy of tests involved with first testing 
the  signal processing par t s ,  then the testing of the restoring elements, 
and finall3 t h e  testing of t h e  hamime  added f o r  the i n i t i a l  t es t ing  Bmction 
This is  done 
It may be noted t h a t  the tes t ing  of redm- 
. . .  
1 3  
maximum design l i - ~ L t  i s  c f t e n  u s e f u l  f o r  magnifying t h e  ecfect ,  of marginal  
comnonenta. 
deEradation i n  ca-ac i t ive  coupl ing c i r c u i t s .  
For e r m l e  t h i s  technique i s  seen t o  be :iseful i n  determining 
A reddct ion  i n  ope ra t ing  speed does no t  u s u a l l y  subzect  the system 
t o  s t r e s  b u t  i s  usefu l  i n  a s c e r t a i n i n g  t h a t  some normall? f a s t  sequence 
of opera t ions  i s  be ing  tlerformed c o r r e c t l y .  
r a t e  i s  u t i l i z e d  t o  allow cpera t ion  sequence t o  be convenient ly  monitored. 
The general  approaches d i scussed  a r e  p r i m a r i l y  use fu l  in p r e c i p i t a t i n g  
s t a t i c  fa i lures  which a r e  impending o r  sporadic .  
t r o p h i c  f a i l u r e s  a r e  usua l ly  immediately apparent  from t h e  manner i n  which 
t h e  system behaves. When only  a p o r t i o n  of t h e  %stem fai ls  i n  t h e  s t a t i c  
s t a t e  it o f t en  nrovides  symptoms which m a y  be used i n  d iagncs  i r E  t h e  
l o c a t i o n  cf t h e  f a i l u r e .  
system, t h e  major i ty  o f  Cut-uts will usua l ly  become s ta t !  C. 
t h e  symtoms are n o t  s u f f i c i e n t l y  e m l i c i t  t o  allow an adequate diagncsis. 
Simiil-ation eqiiinment then  becomes j iseful  i n  d e t e m i n i n p  t h e  f a j  l u r e  l o c a t i o n .  
This i s  accoml i shed  by annlying suital-le s i g n a l s  a t  t h e  va r ious  subsystem 
in.;.uts and monitoring ou tpu t s  for t h e  nresence of t h e  c o r r e c t  r e spmse .  
Here, t h e  reduct ion  of c lock  
DC f a i l u r e s  acd catas- 
If a f a i l u r e  occurs  nea r  t he  " f r o n t  end" of a 
Tn  t h i  s c a s e  
3 .  Failure Detect ion i n  Redundant Systems 
The problem of d e t e c t i n g  a fa i lure  i n  a redundant system is 
u s u a l l y  more d i f f i c u l t  than  i n  t h e  convent iona l  coun te rya r t ,  because t h e  
e f fec t  of n o n - c r i t i c a l  f a i l u r e s  do n o t  provide gross symptoms of t h e i r  
occurrence. This di f f icu l ty  i n  diagnosing a failure i s  am$y compensated 
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present i n  a maintained redundant system, so t h a t  fur tker  corrective 
action may be undertaken. 
ir. a maintained redundant system, SO t h a t  f a i l u r e s  are  not allowed t o  
I t  is important t h a t  a l l  f a i lu re s  he detectable 
accumulate and degrade system re l i ab i l i t y .  
4. Failure  Location i n  Redundant %stems 
If a failure i s  known t o  exist i n  a redundant system, i t  is  
often desirable t o  obtain fur ther  information ccncerning t h e  location of 
the  f a i lu re .  
f a i l u r e  may be repaired o r  replaced. Although it is  very de,sirat-le t o  be 
able t o  detect  any f a i l u r e  to permit maintenance, it is only necessary t o  
loca te  f a i lu re s  t o  wi th in  the smallest replaceable module. 
requirements of f a i l u r e  detection depend strongly on the contents of the 
smallest  replaceable module. 
then each subsystem could be provided with independent f a i l u r e  detection 
hardware. 
able module. 
replaceable module to permit f a i l u r e  location may i n  turn determine the 
p rac t i ca l  s i z e  and contents of the module, If the tes t  points and con- 
nections occupy a large space compared t o  the basic  module, then the volume 
efficiency i s  r a the r  poor, and a la rger  replaceable module might be more 
Fractical .  
T h i s  is  generally required so t h a t  the module containing the 
Therefore, the 
I f  entire subsystems are  contained i n  a module, 
T h i s  would be su f f i c i en t  to loca te  f a i l u r e s  within the replace- 
It is possible t h a t  the requirement f o r  t e s t  points a t  each 
If repairs  a re  expected to be made while the system remains i n  
operation, then the module which contains the f a i l u r e  must n c t  include the 
remaining repl icat ions of t h a t  function. 
system t o  operate while the  module containing the f a i l u r e  i s  removed. 
Tti i s  is necessary t o  - e m i t  t h e  
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itsel:. 
confiderxe rFXci1 i s  rerpired 03 the tests a d  the  de,;ree of nlitomrtion 
desired. 
t io -  cen ever 5e expected 3-03 en? hierrrchp o i  h p e r l e c t  ecyipier t  
ino~i tor ing other eqlcipme~.t. 
50 m,!:e r s i g r i f i c z r t  cor,tri'-lAtion t o  t:le teckniq2es evFilc..t.le f o r  t e s t i c g  
redluldant ec;ldpne;lt, it i s  expected t!,iat iiirtller irork i n  tLis Cree :~li 
reS'*lt 5- %rt:Ler 5nproverei;ts. 
s'1o'iLcl he t2l;Pced t o  o:.te.i-i e fc ic ien t  systen oper: t ion.  
3-e  extent T-J colr,ple-ity of t h i s  hier;lrchpr rdll ciepellrl or {,he 
It eppears hpossi l - le ,  !?owever, tht  per,"ect* r e l i zh le  operc- 
Jlthovgh these testini;  met:tds ? r e  intended 
%le 2 cc111"c cy and comple:5t;. 0,' t!!e t e s t s  
Grter., the  problem oi' 3 i l l . r e  clctection i s  c!irectl:- con.-ec",< 
i 6 t h  i h d  req.drerze1T-t Tor determining t3e locat ion t o  12 c i l i t ?  t e  mirke-  
p?ce rei3airs. Zierefore, sone oi" the nore complete t e s t ing  methods ~ 3 2 . i  
i l c l l d e  cor?l-ivA detection 2nd location. 
n i c p s  a r e  v s x l l ~  more corplex than the  basic  f z i l v r e  cletectio- tec:.riq,ces 
",:le;- oi te-  iqcPicle corqgle5e i a i l w e  rictection c F p h i l i k r  LI order t o  loca te  
?11 3 i l v r e s  i."-ic? r L p t  ex is t  i n  r reclmdcrt s;.sten. FFi l l re  loc;%ior 
tec'-riqiles also ;?royi?e e,':ective n e t h d s  t o  de tec t  9zd l o c ~  t e fai l l l res  
i m  t S e  h i l l w e  Cetectio? m d  location circrritr;. itsel:. 
?.lthol.i,c!., 2 5 1 v e  locctior. tcc' - 
'?sic f p i l v r e  detection r i i l l  proFrk1:- he z o s t  ~se_"7iL ; s  c" 
veriXcEtior  tec'-niT:e t o  indicate  tha t  e t  l e a s t  2. npJor  portion 02 c" 
redvF..irnt s:rz:em i s  f 7 i l w e  free.  
t ec t ion  iJhLicb ~ E S  been desi;;ned in to  rl red1wdrnt spsten i s  ? w i l z h l e  t o  
prevent s p t e n  Tcilttre. 
ted t o  be F? p r e 1 M v r ; -  tec17nique which v d l l  imIicc?te i c  e c y  ??illires zre  
P.is 1511 n s s v e  t ' , P t  tlie 2 c i l i r e  px- 
3ixple I s w i l w e  r?etectiov tec!Tmiqles ? re  ~ l s o  eigec- 
. -  
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I f  the en t i re  nodule i s  t o  be replaced if it  contains a fa i l i i re ,  then the  
f a i l u r e  location techni que must be suf f ic ien t ly  accurate t o  determine w’hich 
module con ta ins  t h e  fa i lure .  
interrqption of normal system operation. 
which are continuously monitored and repaired require a combined f a i lu re  
detection and location technique which may be applied without a l te r ing  the  
operational character is t ics  of the system. 
complete t e s t ing  may be accomplished during system operation. 
s i b l e  because the most frequent and harmful f a i lu re s  usually cause signal 
disagreements a t  the inDuts t o  the  voters, 
compared, e i the r  automatical1;y o r  with the  use of t e s t  points,  t o  detect  
T h i s  module may then be replaced without 
Maintained redundant systems 
I t  w i l l  be shown tha t  re la t ive ly  
T h i s  i s  pos- 
These s ignals  may then be 
and locate these failizres. 
controls which allow complete fa i lure  detection and location with access on13 
t o  t h e  signals a t  the  i n n u t s  t o  the voters. 
techniques require access b o t h  t o  the voter inputs and outnuts. 
niques, as w e l l  as the imylementation circifi try required, are described i n  
the following paragraphs. 
Certain system configurations a re  amenable t o  
More penerally am!;cakle 
These tech- 
5. Signal Comparison i n  Maintained Systems 
The location of a f a i lu re  i n  a conventional q-stem requires  
t h a t  a handbook he provided to  indicate the correct  wave shape and binary 
sequence t o  be expected a t  each location. 
ulat ion equipment which may be required t c  Flace portions of the system 
i n t o  dynamic operation. The redundant system masks the e f f ec t  of individ- 
ual  f a i lu re s  and thereby makes the task of detectine: t h e i r  occurrence more 
difficli l t .  
This i s  i n  addition t o  s i m -  
I t  w i l l  be shown, however, t ha t  the  masking ef fec ts  of a 
4.1 
oscilloscope o r  voltmeter is x e 3  i n  6 convention& sjstcm. 1.s irdicatecl 
previoiisly, it may be mdesirable  t o  provide these test  poir,ts P t  every 
sign21 processor end voter olrtptlt i n  the system. 
lack of access t o  the  signzls, t h e  physical s i z e  oi the  test points in 
comparisor t o  the  c i r c ~ d t ~  being mnitc?red, or the  sigml h d 2 n g  cause6 
by test point leads. 
to provide error detection and displc.7 as 2.n in tegrz l  p m t  of the system. 
Li tegral  s i g n d  comparators may ke desirable f o r  erzmple, h 2 r d n t a i n e d  
redundant system Wiiicfi i s  cor_tin.lollsly nonitored dwing operation and each 
f a i l w e  is repaired as soon as it is detected. 
e l lows  a rmc5 higher sptem r e l i a b i l i t y  than avzilable t , i t ~  periodic nain- 
t enaxe .  
defective modifies  withoxt distizrbing the  operation of the s,nstm. 
This ma,- be dire t o  the 
I n  some applications it may therefore be desirable 
lkis maintenance ?hilosophr 
JHt5 proper design it a n e a r s  feas ib le  t o  remove and r q l a c e  
Zince s i p - a l  comparators r r i l l  h d i c a t e  or-&. when s i g A a l  disagree- 
ment occws dwing  the  normal s p t m  operation, nore extensive t e s t s  are 
reqifired t o  detect  and locate  sich f d l w e s  as might o c x r  ir, sizr.el pro- 
cessors whic5 are not t o  be nsed f o r  sone nodes 02 system operztion, sone 
of t h e  fzilmes i n  voters, and Ilailwes tha t  nip, occm i n  the co?trol a d  
signal compzrison circilitry. 
tintross monitoring combined w i t h  periodic complete t e s t ing  8s follows: SigrKL 
processor otitp.& are  continimlsly monitored dining the  operation of the  
sptem for t h e  indication of the more freqiient a d  hannCriL h i l u r e s  Which 
came incorrect  signals. 
withollt in terrupt ing normal system operation. 
This sllggests a maintenance philosophy af con- 
These fa i lures  are located and may ?e repaired 
Periodic- the normal 
I 
I 
1 -  
I .  
%:e determinstion of 2.n e r ror  coidd be provided hy F!. c.XC;erci-cf: 
r e p i r e d  onlj- t o  mo;:itor the varioxs tes t  points i n  some prescri?xZ seTie;.cc 
7 ~ L i l  Zrrivine, c.t the  locet ion 01 a s igna l  disagreeinelit. ;:e uo1iLJ c o t  e 
reqifired t o  possess spec ia l  knowledge of vhat consti t i i tes c? correct o r  
incorrect imve d i q e ,  binary sequence o r  repe t i t ion  rt.',e. :,lsc, nost  ZiT-  
.;erer,ce detector devices rrhich might be em2loyed w i l l  s ignc l  eny large ie- 
Tcr twe  f r o n  ~ o m l  signals,  azd ma;. incpide menor;. Lo indicate  t h e  locat ion 
02 t r , -n s i ed  o r  sporxl ic  I"eilwes. Fron t h i s  ;re ray conclide t h a t  the  
t m i n i r g  reqvirements f o r  naintenmce personnel appreciebl;? r & x e d ,  
t:i~s providing redmdrr,t s p t e m s  t&t5 a d i s t i n c t  rminte!:a:-ce cost  ar2vantzge 
over the more coiiveiitional colmtemart. This a t t r i b s t e  alone might becone 
c" signif icant  fac tor  i n  eva1ae.tiF.g the  t o t a l  u t i l i t y  0; e redi-u?ck;t s p t e n  
:hich i s  periodica.llj7 maintained. 
I n  order t o  reduce the t o t a l  syster?. f a i lwe  mte,  periodic x i z -  
t e n a c e  ntlst be condxted e t  a s v f f i c i e n t l j  short  i n t e rva l  s o  tkt inGivi- 
d l x l  failTJres a re  not so  probable t h a t  systcq re l i&&li t j .  i s  ?,ppreci?b* 
degraded. 
employ sirndatior, eqllipment t o  place portions of  tile system Sack i n t o  oper- 
In 8.ddition, i f  system f a i l m e  occ*ars it might be , i e c e s s a ~  t o  
etion. The advantage o f  not reqiliring simulation eqllipmnt t o  loca te  
individlial f a i l w e s  i s  an important f e a t w e  o f  a maintained red lmdat  sjTsteZ1. 
7311s t he  f w c t i o n  of periodic maintenaiice i s  not or17 t o  ?ssvre M&!i systex 
r e l i a b i l i t y  dwing  the  l i f e  of the eqi-dpxnent, but zlso t o  elinlinate tlie 
reqllirement ,?or s k w l a t i o n  eqdpment t o  loca te  f a i l w e s  . 
'l?ilx i"ar i n  o w  disc?ission 02 Maintained redlmdmt systems, it h ~ s  
beer, implied t h e t  the  s igna l  comparison equipment i s  x s i a l l ; ~  external ly  
applied t o  the cppropriate test  points i n  mrrch the  sane manner 2s AT! 
63 
. 
Figure 17 Singular  Rank Testing 
consis ts  of the components ol' the non-redmdant eqtdvalent sptm,  sepmated 
by t h e  mjority-voting restorers. Each of the s ignal  processin,o e lmen t s  
(indicated by Flocks) within t h e  same rank a re  designated with t h e  sme 
cep i t a l  l e t t e r s ;  each of the majority voting res torers  (indicated b~ c i r c l e s )  
within the  same rank are designated with the  same lower case l e t t e r s .  
The corresponding repl icat ions of the same s igna l  processors Ere 
hereaf te r  referred t o  as being on the same f i l e  of t h e  system. 
i n  t h e  f i l e  normall$ performs the same flmction, and i s  designated with the 
ssme nvmber. 
a t  t h e  non-redmdant system. 
associated with it, the  restorfne file may be assigned the  same nmiber. 
Eech element 
Each s igna l  processor file corresponds t o  ind iv idml  fimctiors 
If a signal processor f i l e  has a res tor ing f i l e  
6 6  

comlimentarq- s t a t e s  of the A and 3 rank blocks are  reversed. 
i ncc r rec t  finaJ. o u t m t  results for both t e s t s  I t  indicates  t ha t  a t  l e a s t  
one f a i l u r e  i s  present i n  the C signal processors, the c voters or com- 
binations of both. 
evidently present i n  one or more of the c voters. 
If an 
If only one t e s t  i s  successful, then a f a i l u r e  i s  
Success of either of the above tests is suf f ic ien t  t o  verify t h a t  
It  should be noted t h a t  the all C rank signal nrocemors are f a i l u r e  free.  
mesence of a correct  outnut for both comlimentary test conditions does 
not ver i fy  wi th  cer ta tnty t h a t  the c voters a re  f a i l u r e  free. This is be- 
caupe each voter  was subjectEd t o  l e s s  than the maximum nossihle number of 
in-ut signal combinations. 
and the correct resnonse of a three input  majority voter i n  the  tab le  be- 
low. States  l and 2 renresent the  caFe when A = " l W ,  E = V W ,  and S-llNn: s t a t e s  
3 and 4 remesent  the ca7e when t h e  s t a t i c  signals on A and E.: are rewreed. 
A l l  signals are  the same for s t a t e s  5 and 6. 
Consider the  various com3inations of i m u t  s ignals  I 
States  7 and 8 occur when 
C disagrees with the other  two innuts. 
A 
1 
1 
@ 
c) 
0 
1 
1 
0 
- 
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E 
0 
0 
1 
1 
0 
1 
1 
n 
- C 
1 
0 
1 
0 
0 
1 
!! 
1 
- Output 
1 
c! 
1 
r! 
0 
1 
1 
? 
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T t  w i l l  be assumed t h a t  t h e  o r d e r  of redundancy i s  unifcrm 
thrcughout t h e  no r t ion  of t h e  system which i s  being t e s t e d  and ti-at t h e  
mbl: in te rcormect ionr  between ranks ccclm a t  t h e  i n p u t -  t o  r e s t o r e r s .  
S ingular  rank t e s t i n f  w i l l  acsume t h a t  W e r e  i s  nc restrictions cn c y s t m  
s i ~ e ,  confipi r a t i o n ,  o r  un i formi ty  of di rect j -on of 5 i f n a l  flcw. TheFc 
c h a r a c t e r i s t i c s  a r e  choPen t o  be compatible wi th  c u r r e n t  redundancy cyntt-esic 
techniques.  
Su~pose t h a t  t h e  c o n t r o l  l i n e s  shown i n  f i g u r e  17 qrcvide a 
means of caus ing  each output  of t h e  rank signal. p rocessors  t c  assume 
e i t h e r  the I1l11 s t a t e ,  t he  11011 s t a t e  o r  
t h e  output  of the  A and B rank l l o c k s  h a * e  heen forced t o  assume d e f i n i t e  
DS failure st,ates. 
par t  D of t h i s  s e c t i o n ,  and w i l l  be shown t o  e n t a i l  only s l i g h t  mod i f i ca t io r  
t o  t h e  Eomal  circuit-ry.  
rank s i g n a l  procecsors  t o  assume a s t a t i c  ccm-limentary s t a t e ,  a l lowing 
t h e  C rank s igna l  r r o c e s = c r s  t o  opera te  normall), a rd  t h a t  t he  s5stem 
i s  allowed t o  op,erat,e w i t h  i t s  mrmal irmts.  Under t h e  cond i t i -n s  t 5a t  
all  A and P h locks  are i m  a comnlimentary s ta te  the i n - u t  t o  ea& Y'nter c rn-  
si P t s  of "1 VI, "Off and the  o u t w t  of t he  nrcceding C rank sigma' - rocesscr  
out-at .  
s i g n a l  t o  amear a t  t h e  cu tvu t  of t h e  vo te r s .  If all ; -o te rs  cne ra t e  cor -  
rectly,  the  system i s  equ iva len t  t o  a non-redundant skstem, ana ma;? be 
comTletely exerc ised  i n  t h e  same marmer as t h e  non-redundant q s t e m  
t o  ve- i fy  t h a t  a71 s i p n a l  Drocec.sing blocks i n  rank C are func t ioninp  
co r rec t ly .  
(ncrmal oreratAon).  I n  effect ,  
The mechani ia t ion t o  accomrl ish t h i s  is described i n  
Consider t h e  e f f e c t  o f  caus ine  a l l  the A and ? 
This  mean3 t h a t  t h e  dynamic s i q n a l  v-edomtnates apd mtlses t h i s  
This t e s t  should a l s o  yield i d e n t i c a l  results i f  t he  
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condition of the voters  as  was described by the example of t he  C rank tests. 
However, the following: voter innut-output opcration has been ver i f ied  with 
cer ta inty:  All voters  w i l l  make correct  decisions i f  the innut  from the 
rank i n  wxch  t h e  voter  i s  located agrees with a t  l e a s t  one of th r  other 
innuts.  
The condition which has n o t  been ver i f ied  i s  the uncertainty t h a t  
a voter  Kill make a correct  decision when the innut from t h e  rank i n  which 
t h e  vo te r  i s  located i s  i n  disagreement with the majority of t h e  remaining 
inputs  (both remaining inputs f o r  order three redundancy). 
noted, however, t h a t  the  complete se t  of singular rank tests w i l l  result i n  
t h e  application of all possible combinations of inputs  t o  the  voters. 
t e s t s  are therefore su f f i c i en t  t o  verif'y t h a t  any undetectable voter failures 
cannot combine with fur ther  single failures t o  cause an order three system 
t o  fail. 
It  should be 
These 
There are, however, a ve ry l imi t ed  number of component failures which 
can occur i n  the majority voter  which cannot be detected with s ingular  rank 
tes t ing.  These involve the f a i l u r e  of two of t h e  innut  diodes f o r  t he  three 
innu t  D-TL voter. 
rank t e s t i n g  will ind ica te  i f  e i t h e r  of these diodes i s  shorted. 
the additional i n p t  i so la t ion ,  the occurrence of these innut  diode shorts  
cannot be detected i n  the i so l a t ed  input voter which has been shown i n  figure 
15. 
innut  voter, the result i s  t h a t  the vo te r  o u t m t  i s  a "1" uhenevcr the input  
from the  rank i n  which t h e  voter  is located i s  a Yn. The majority function 
i s  performed for all other innuts. 
I f  t h e  vo ter  has a conventional minimum design, singular 
Due t o  
If e i the r  of these undetectable diode shorts  has occurred i n  the i so l a t ed  
The occurrence of either one of these 
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Only t h e  f i r s t  four  of t h e  c i g h t  combinations were v e r i f i e d  by t h e  t e s t  
condi t ions  described. 
con ta in  the combinational s t a t e s  of 2, 4 and 1, 3 r e spec t ive ly .  
ma jo r i ty  vo te r  makes a I l l "  output  dec is ion  f o r  i n n u t s  c o n s i s t i n g  of two 
'*lr1Is and a "Of*  it w i l l  make t h e  same dec i s ion  f o r  an i n r u t  of t h r e e  l'lllls. 
Simi lar ly ,  i f  a ma jo r i ty  v o t e r  makes a "0" output  dec is ion  f o r  in-Tuts con- 
s i s t i n g  of two llO1l(s and a "1" i t  w i l l  make t h e  same dec is ion  f o r  an i n n u t  
of t h r e e  t c C r t l ~ .  From t h i s  it ampears reasonakle  t o  assume t h a t  i f  the  ma- 
j o r i t y  voter  opera tes  cor--ect ly  f o r  t h e  f i r s t  f o u r  s t a t e s  it w i l l  o m r a t e  
c o r r e c t l y  f o r  s t a t e s  5 and 6. 
t e s t e d  and hence e x p l i c i t l y  v e r i f i e d  are s ta tes  7 and E .  
S t a t e s  5 and 6 a r e  t,r.i.i-lal- ? - o w ~ v ~ ~ ,  s i n c e they  
If a 
Thus t h e  combinations wkich have no t  been 
The tes t s  condlicted t h u s  fa r  have v e r i f i e d  t h a t  a l l  c rank b locks  
ope ra t e  c o r r e c t l y  and that,  t h e  vo te r s  ope ra t e  c c r r e c t l y  fer s ix  of t h e  e i g h t  
possible i n m t  s i g n a l  condi t ions .  The A and B ranks may be s i m i l a r l y  t e s t e d  
w i t h  t h e  resalt t h a t  t h e  c o r r e c t  opera t ion  of a l l  s i g n a l  prccess ing  blocks 
may be ver i f i ed .  This t es t  philosophy i s  seen  t o  be an aFproach f o r  i s o l a t -  
i n g  each rank of a mul t ip l e  l i n e  conf igu ra t ion  and t h u s  determining t h e  
presence of any f a i l u r e s  which would jeopard ize  t h e  a b i l i t y  of t h e  system 
t o  mask o u t  f u t u r e  f a i l w e s .  
independently,  b u t  r a t h e r  one rank a t  a t ime i s  e f f e c t i v e l y  remcved from 
t h e  mul t ip le  l i n e  conf igu ra t ion  and s e r a r a t e l y  diagnosed f o r  t h e  Tresence of 
fa i lures ,  
Each rank i s  n o t  opera ted  s imultaneously and 
The succees of a l l  of the..;e tests has v e r i f i e d  t h e  prcncr  opera t ion  
of all signal processors .  These t e s t s  have n o t  com-letely -:erified the  
69 
2. Detection and Location of Voter Failures 
It may be desirable t o  have some means f o r  detecting the 
presence of any f a i lu re s  within the system. One such example i n  which some 
metb.od of complete tes t ing  is desirable i s  a maintained system which i s  
expected t o  operate re l iab ly  f o r  extended periods of t i m e .  If such a method 
i s  convenient, signal comparison may be combined.with singular rank tes t ing  
t o  detect  and locate  all voter fa i lures .  Since the combined singular rank 
t e s t s  r e s u l t  i n  the application of a l l  possible inputs t o  the voter, the 
outputs of a l l  voters i n . a  res tor ing f i l e  may be compared f o r  agreement while 
the  inputs  a re  applied. 
A 
All voters are failure h e  i f  no output disagree- 
ments occur while all  combinations of i n m t  s ignals  are  applied. 
Since the only purpose of reversing t h e  com?lementarq- s t a t e s  of t h e  
two ranks not being tes ted  i n  an order three system was t o  gain additional 
information concerning the voters, voter comparison tes t ing  eliminates the 
need f o r  interchanging the complementary s t a t e s  a s o c i a t e d  with each rank 
t e s t .  T h i s  requires, however, t h a t  a systematic method be used t o  assure 
t h a t  the  complete s e t  of tests resu l t s  i n  the application of all possible 
combination of inputs t o  the voters,  except the  t r i v i a l  cases when a l l  
inputs  a re  the same. T h i s  condition w i l l  be met i f  the  following rule  i s  
followed during singular rank tes t ing:  As each of the ranks i s  complete3y 
exercised as an i n d i v i d u a l  non-redundant system, the par t icu lar  pa i r  of 
complementary DC s t a t e s  of the remaining two s ignal  processors i s  chosen so 
t h a t  t h e  s t a t e  of e i t h e r  rank does not  duplicate the Dc s t a t e  during 
nrevious tes t ing  of the o ther  ranks. Since the  choice of which pa i r  of 
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d iodes  being open cannot be de tec ted  f o r  e i t h e r  :he minimal de:,ign c r  t h e  
i s o l a t e d  i n n u t  vo ters .  The r e s u l t  of t h i s  cond i t ion  i s  t h a t  t h e  o u t x t  
cf t h e  i s o l a t e d  i n w t  v o t e r  is trO1l whenever t h e  i n m t  from t h e  r a r k  i n  
which the v o t e r  i s  l o c a t e d  is a Y ! l l ;  i f  t h e  i n p u t  t o  a minimal design v o t e r  
i s  a "111, t h e  v o t e r  ou tput  i s  a ??lr1. 
o t h e r  onens, then t h e  v o t e r  cu tpu t  i s  control . led by t h e  i n p u t  frcm t h e  rank 
ir .  which t h e  v o t e r  i s  l c c a t e d ,  a l though t h e  diode s h o r t  could he de t ec t ed  i f  
t h e  m j  nimal desi gn ?. c t e r  is used. 
f a i l u r e s  cannot  in t roduce  a d d i t i o n a l  e l - rorc ,  b u t  m a y  cause s igna l  n r o c e s x r  
e r r o r s  t o  nropagate through t h e  restcrers. 
If one of the  diodes s h o r t s  a r d  t h e  
Therefcre  t h e  ex i s t ence  cf undetectah! e 
The above analys: s Y'as shown t h a t  t h e  occlirr-ence of  m a e t e c t a k l e  
f a i l u r e s  tends  t o  cactse t h e  outnut  of t h e  v o t e r  t o  t e  dominated by t h e  
s i g n a l  from t h e  rank i n  which it i s  loca ted .  
(complete dominance caused by t h e  one diode open and t h e  o the r  diode s h o r t  
i n  every v o t e r  i n  r e s t c r i n g  f i l e  when these  f a i lu re s  a r e  undetec tab le) .  
The r e s t o r e r s  have be. n e f f e c t i v c - l y  rep laced  by conductive patl-,s from t!;e 
ou tnu t  s igna l  processor  i n  t h e  prev ious  f i l e  t o  t h e  i n w t  of each fol low- 
i n g  signal nrocessors  i n  t he  same rank. 
i n a t i n g  the r e s t o r i n g  f i l e  completely (except  t h a t  t h e  r e l i a b i l i t y  of t h e  
signal r?rocessc.rs i s  reduced by t h e  a d d i t i o n a l  v o t e r  c i r c u i t r y ) .  
5 . t  i s  extremely imnrohable t h a t  such condi t ions  would nrpdominate i n  a 
system r e c - r i t l y  cons t ruc ted  frcm completely t e s t e d  Dar t s ,  t h e  syptem hecome? 
more -:ulnerak.! e t o  fu r th r - r  f a i l u r e s  if they  a r e  allowed t o  accum.;late. 
I n  t h e  worst  p o s s i b l e  cace 
The r e s u l t  i s  eqk iva len t  t o  elim- 
Although 
processors i s  accomplished while complementary DC s t a t e s  a re  anplied t o  
each pa i r  of ranks, as described above, a l l  possible i c p t  combinations 
lnvolving disagreements a re  applied, and the difference detectors should 
give a continuous indication. 
signal nrocessing f i l e  while a l l  of the ranks are  being controlled ( e i the r  
;ndividually, i n  pairs, c r  fo r  a l l  possible input  combinations imolv ing  
disagreements, b u t  no t  when the  en t i re  system is allowed t o  onerate without 
signal processor f a i lu re s )  then t h e  associated singular rank cclntrol 
c i r c u i t r y  is ver i f ied  t o  be f a i l u r e  free. 
If signal disagreements a re  noted fo r  each 
4. 3 l n x W y  
It may be concluded tha t  singular rank t e s t i n g  techniques are 
a very powerful tool  f o r  verifying tha t  a redundant system does not contain 
in t e rna l  f a i l w e s .  
t e s t s  which ver i fy  t h a t  a l l  the  r e l i a b i l i t y  designed i n t o  a redundant s y s t e m  
i s  available, or as the  failure tes t ing  f o r  continuously monitored and 
repaired systems with periodic ccmplete ver i f icat ion,  or i n  a system which 
i s  only per iodical ly  diagncsed t o  determine i f  any repairs  are needed. 
basic  singular rank t e s t ing  i s  a simple and ef fec t ive  method t o  allow a 
redundant system t o  be tes ted  as i f  i t  were a non-redundant system t o  ver i fy  
t h a t  all signal p r o c e m x s  are  omrat ing correctly,  and t h a t  the restorers  
w i l l  introduce no additional errors.  T h i s  i s  equivalent t o  verifying tha t  
an order three system is not vulnerable t o  single fa i lures .  
rank tes t ing  techniques may combine with s ignal  comparison t o  detect  and 
loca te  f a i l u r e s  which may exist i n  the signal processors, the  restorers ,  tk 
T h i s  t e s t ing  would be valuable f o r  use i n  acceptance 
The 
Basic singular * .  
74 
- .  
comnlementsry rC s t a t e s  f o r  t h e  t e s t i n g  of t?le f i r e t  rank i s  a r b i t r a r y ,  
e i t h e r  of two a l t e r n a t e  s e a i i e ~ c e s  m a y  be used f o r  t h e  complementar, GC 
s t a t e s ;  tkese  s ta tes  w i l l  be  complenerts of t hose  i n  t h e  a l t e r n a t e  sequence. 
Thus i t  mar be shown khat  only t h r e e  tests (one f o r  each rank)  a r e  requi red  
f o r  ccmplete s i n g u l a r  rank t e s t i n g  w i t h  signal comparison. If each t e s t  is  
successfu l  i n  demonstrat ing t h a t  t h e  system w i l l  perform t h e  e n t i r e  s e t  of 
func t ions  f o r  which it was designed, a l l  s i g n a l  p rccesso r s  a r e  v e r i f i e d  t c  
be f a i l u r e  f r e e  and t h e  v o t e r s  a r e  capable  c f  tr’zr!sCL:,ting a sc.rrsct i 2 1 ~ t ~ , i ~  
s i g n a l  f o r  scme of t h e  poFsible  i n p u t  states. 
mkc t h e  same dec is ion  while t h e  prcper  sequence of c o n t r c l s  i s  appl ied  
dnr ing  the  above tests,  t h e  v o t e r s  a re  v e r i f i e d  t o  be f a i l u r e  f r e e .  
If, i n  add i t i cn ,  a l l  v c t e r s  
3. Pe t ec t ion  and Location of Control  a d  Comparator F a i l u r e s  
The b a s i c  concepts cf s i n g u l a r  rank t e s t i n g  may be extended 
t o  ve r i fy ing  t h a t  t h e  c c n t r c l s  used f o r  s i n g u l a r  rank t e s t i n g  a r e  ope ra t ing  
co r rec t ly .  Rather t h a n  allowing each rank t o  cpe ra t e  i n d i v i d u a l l j ,  each 
rank i s  i rd i -v idua l ly  c o n t r o l l e d  by t k  s i n g u l a r  rank t e s t i n g  cor . t rols .  
t h e  con t ro l s  a r e  working Froperly,  a s i g n a l  comFarison on the  output  of 
each s igna l  nrocessing f i l e  should i n d i c a t e  a d i s a g r s e m n t  whkne:,er t he  
dynamic signal on t h e  remaining ranks i s  i n  disagrerment  wi th  t h e  DS s t a t e  
of t h e  rank be ing  con t ro l l ed .  
used on the  output  of all s i g n a l  processor  f i l e s ,  t h i s  t e s t i n g  w i l l  a l s o  t e s t  
t h e s e  d i f f e rence  de t ec to r s .  The d e t e c t o r s  should i n d i c a t e  a d i f f e rence  a t  
each signal processor  f i l e  whenever t h e  s i g n a l  on t h e  c o n t r o l l e d  rank dis- 
sg rees  with t h e  dynamic signals. If the  signal comparison of t h e  s i g n a l  
I f  
I n  t h e  case  where d i f f e rence  d e t e c t o r s  are 
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i n  the  following paragraphs, i s  referred t o  as interwoven rank testing. 
It represents an extension of the singular ra& testing, since t h e  signal 
paths are interwoven between t h e  ranks t o  form an equivalent non-redundant 
system the signal is switched from one rank t o  another at the restoring 
files. This i s  possible only if the system configuration has a sufficient 
degree of regularity. 
on the  output of every signal processing f i le ,  and t h a t  these f i les  may be 
The example wi l l  assume t h a t  the system has restorers 
assigned odd and even numbers i n  such a manner tha t  odd files receive inputs 
only frosn even f i les ,  and likewise tha t  even fi les receive inputs on* 
fram odd files. 
on which singular rank t es t ing  i s  based. 
These restrictions are in addition to the  assumptions 
It w i l l  also be shown tha t  the 
controls used for failure detection may be used t o  locate voter failures 
without requiring test points or difference detectors on the  output of the  
voters. 
voter failures during special  t es t s ,  as well as t o  continually monitor signal 
processors. 
configuration which is ident ical  with previously discussed model except t h a t  
two control lines f o r  each rank determine the state of the  odd and even 
Comparison of signal processor outputs is  sufficient t o  locate all 
Shawn i n  fi,pre 18 and 19 are six replications of a redundant 
numbered signal processors. 
connected, the  systen; would be ident ical  t o  the one used i n  describing singular 
rank testing. 
sors are placed in the following s ta tes :  
C0="1", CE=I1Ng1, as shown in f igu re  18a. 
the  first f i l e  of si& processors, the  signal f low will take the path 
shown by t h e  ~XTOWS.  
I f  the two control lines f o r  each rank were 
Consider tha t  the control lines and associated signal  proces- 
AO=I1O", AE-tll'l, BO=W1,  BE="O:', 
If an input signal is applied t o  
This is because the two remaining signal processors 
i n  each f i le  have been placed in complimentary s t a t i c  states. If a l l  signal 
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cont ro l  eqcjpment, and any s i p a l  processor  d i f f c r e n c e  det,ectors.  
F a i l u r e  d e t e c t i o r  and l o c a t i o n  are o f t e n  d i r e c t l y  ayscc ia ted  
nrot lems;  f a i l u r e  l c c a t i o n  techniques a r e  a l so  e f f e c t i v e  f a i l u r e  de tec t ion  
techniaues when they  a r e  ava i l ab le .  
rank t e s t i n g  K i l l  Fe used as an e f f e c t i v e  apd e f f i c i e n t  t e c b i q u e  f o r  veri?’:*- 
i n g  t h a t  a redundant system i s  n e a r l y  f a i l u r e  f r e e  f o r  r egu la r ly  schedliled 
maintenance, o r  f c r  r e l a t i v e l y  simple accentance teFts. The mcre ccmplete 
de t ec t ion  ar,d l m a t i o n  t e c h i n u e s  arp e m e c t e d  t o  be  used f o r  t h e  more 
thorcuEh maintenance checks where any f a i l u r e s  would b e  reoa i red ,  cr f c r  
ccmnlete f i n a l  t e s t s  a f t e r  apsembly. 
proce-sor  ou tcu t s  may be used t c  cc r t incous ly  mor.itor and l o c a t e  most f a i l u r e  s 
i n  a ccnt inuously maintairied system. 
a h o s t  ana- ma2ority voted, mul t iF le  l i n e  rystem with a uniform o rde r  of 
redundancy thrcuphout  t h e  Tor t ion  being t e s t ed .  K O  s p e c i a l  s i g n a l  s in -  
u la t ior ,  eciuipment i s  requi red ,  except  tre normally requi red  inpu t s .  The 
eauipment reoui red  f c r  t he  tes ts  i s  descr ibed i n  more d e t a i l  i n  p a r t  C of 
t h i s  sec t lon .  
I t  i s  expected t h a t  b a s i c  s i n g u l a r  
S igna l  ccmparison on a l l  s ima l  
These tests ca r  t:e desipned a s  Dart cf 
C. h t e rwoven  Iiank Tes t ing  
1. Complete F a i l u r e  Detection 
Tn some systems i t  mcay be  d e s i r a b l e  t o  ccmpletely d i a p o s e  a 
redundant, s3stem wi thout  t he  use of t h e  s i g n a l  ccmvarison and f a i l u r e  
l o c a t i o n  technique descr ibed  above. 
form t h i s  d i a p o s i s  without  t h e  reqidrement  f o r  any cf t h e  t e P t  v c - n t s  
necessary f o r  s i g n a l  ccmrarison. 
In some cases, i t  is possi’.le t c  per-  
One such technique,  which w i l l  he descr ibed  
7 5  
Hgure 19a 
1 Figure 19b 
I Figure 19c 
Plgure 19 Internoven Rank Testing 
7 8  
P 
CO=N,N 
CE= I,O 
Figure 18b 
Figure 18c 
Mgure 18 Interwoven Rank Testing 
77 
figure l8k. 
figure 18c and figure 1?a, 
R-C rank t es t s .  
The a rank voters  are ver i f ied  by t h e  arrangement shown i n  
T h i s  is seen t o  be a mirror image extension cf 
A t  t h i c  naint in the te5t.s. the correct  omrat2 on of all ?ignal 
Ari examination of the ~ a r i o u s  i n w t  signal. nrocessors bas been verified. 
combinations which the  voters were subject t o  i s  tabulated as follows: 
Rank a voters 
C B A 
0 1 1 
- - - 
0 0 1 
1 1 0 
Rank b voters Rank c voters  
C A 
0 1 1 c 1 1 
r, 0 1 c) 0 1 
1 1 0 1 1 0 
- B - A - c - I3 - - 
1 0 0 1 0 0 1 0 0 
1 Q 1 
0 1 r3 
Note that  t h e  b rank voters  have been ver i f ied  fcr six of t h e  e igh t  possible 
signal. comb'nations while  t he  a and c rankF were examined f c r  only Your. 
Since the  signal crndition of all "1n.c or  a l l  "Orrs was r\revimsl.: ?hewn t o  
Ye trivial, it is evidrnt  t h a t  t he  b rank voters  ha?c beer] cornletel3 tes ted  
f o r  T r c D E r  o-eration under a l l  cornhinations of i nau t  dgnals. 
t h a t  only the  b rank vcters  have been comle te ly  ver i f ied  and not t5e a o r  
The reapon 
c rank voters i s  due t o  the f a c t  t h a t  the b rank voters  provided a comon 
signal path i n  the tests involving the c rank voters  and the  rw.k voters. 
The a and c rank voters may be completely ver i f ied  by the tests shown i n  
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n r o c e c m r s  ard v c t s r s  i n  t h e  nattl ope ra t e  cnrrect1.j  t h e  fir,al output  of +he 
F t l  nrcce"por (NS) wil l  be the  c o r r e c t  outDut s igna l .  ReverFinp t h e  s t a t e s  
of con t ro l  ' j n e s  AC, AT;,, BZ, GO s h o u l d  a l s o  o r o r l d e  the  same result, s i n c e  
t l i s  causes the  pairs of s i g n a l  processors  i n  e a c h  f i l e  t o  a.csume t h e  
oppos i te  complementary ccndi t ion .  The s;$ stem may be c m p l e t e l y  exe rc i sed  
as a ncn-redurdant syptem f o r  e i t h e r  cf' t h e  abcve DZ s t a t e s .  
Zonsider ncw the  va r ious  combinations of i n n u t  s i g r a l s  which the  
An exarrZnation IC votter was subjec ted  t o  as a r e s u l t  of t k e  above tests.  
cf f i g u r e  l e a  r evea l s  t h a t  t h e s e  ccmbinations a r e  as follows: 
Outnut -C - E - A - S t a t e  KO. 
3 )  0 1 1 1 
Kote t h a t  t h e  t e s t s  have v e r i f i e d  t,l-,at t h e  w t e r  cperated c c r r e c t l y  f r r  t h e  
.two s ignal  s t a t e s  which c r u l d  not  be ccnfirmec! t;/ t .k 5asj.c s i r g u l a r  r a r k  
t e z t s .  T!-!is was t h e  i x c e r t a i n  ccnd i t ion  t h a t  a v o t e r  will make a cc r rec t .  
dec-i:.ion when t he  s ip ; a l  nrocessor  nroceeding it ir, t h e  s?ne rank is i n  
disagreement w i t h  t h e  o t h e r  two s i s a l  yroceesors .  
v c y i f i e d  t h e  aho7;e unce r t a in  ccndi t ion  f o r  a l l  cdd nnmbered c r a r k  v o t e r s ,  
as well as  a l l  el-en numhered b r a r k  vo te r s .  A t c t a l  of fou r  dit'f'erer:t i n x t  
s ta tes  have beer: v e r i f i e d  f c r  each of t hese  vc t e r? .  
ir +,hese ranks may he s imi . lar ly  v e r i f i e d  by- t h e  t e s t  c o r d i t i o n s  ?howr i n  
Thus f a r  our  t e s t s  have 
Tke remaininq -:oters 
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If a difference detector i s  in tegra l ly  connected with each pro- 
c e = m r  f i l e ,  the= the  correct  q e r a t i o n  of the signal processors may be 
continuously monitored f o r  maintenance purposes. 
available,  they m a y  be periodically tes ted  f o r  s ignal  disagreement. 
disagreement cn the output of a signal processor w i l l  indicate  t h a t  there  
i s  a f a i l u r e  i n  t h a t  signal processor o r  the  voter whict.  proceeds it. 
f a i l u r e  m a y  be repaired durinp system operation i f  tbe other replicated 
s igna l  nrocessor and voters  i n  t h a t  f i l e  continue t o  omra te  ccrrectly.  
a module consis ts  of one s ipna l  Drccessor and the voter which nrovides i t s  
innut ,  then repa i r  is accoql i shed  by replacing t h a t  module. 
i s  useful  for  detecting and locating f a i l u r e s  w'hich cause errors ,  bu t  is 
not  suf f ic ien t  f o r  determining the  location of scme fa i lu re?  w i t h i n  the 
voters. If a l l  signal processors are f a i l u r e  f ree ,  the voter portion of 
the modules m a y  be completely tes ted by imposing various combinations of 
s ignals  a t  the voter invuts  and examing the associated s ignal  ?rocessor out- 
r u t s  f o r  s ignal  disagreement. 
i s  necessary t o  provide a means of examining s ignal  processor outputs while 
subjecting the  associated voters  t o  the various combinations of in?ut signals. 
This may be accomplished by controll ing separately the odd and even f i l e s  of 
t he  system or  sub-system under test. as  described i n  the previous paragraphs 
and i l l u s t r a t e d  i n  f igu re  1c. 
allowed t o  operate normally and tha t  each one of the  three s ignal  Drocessors 
i n  t he  even f i l e s  a re  in t u rn  Dlaced i n  each of the s t a t i c  DC states .  The 
outnuts of t h e  odd f i l e s  are monitored f o r  s ignal  disagreement during each 
I f  only t e s t  Doints are 
Any 
T h i s  
If 
T h i s  procedure 
To locate a l l  possible voter fa i lures ,  it 
For example, suppose t h a t  t he  odd f i les  are 
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0. 3 r i i r ~ s  o?- am’ ’ 9 c .  T h i =  i ,- v c n  tr ca’ise tk  dynamic -irnaY n a t h  t o  t,e 
interwrven kctween t h e  a and c rank?. 
Intelwoven rank t e c t i n g  ma) t y e r e f c r e  t e  llsed a- an a l l  inclusi7:c; 
x o c e d u r e  f c r  d e t e c t i n g  any f a i l u r e s  of v o t e r s  o r  s i g n a l  procecscrs  wi thout  
r equ i r ing  access  t o  any t e s t  q o i n t s  w i th in  t h e  system. 
t o  sets  of equ iva len t  non-redundant systems by aDpropriate  c o n t r r J s .  
then  completely excerc ised  and tested t o  d e t e r n i n e  i f  all func t ion?  are 
Terformed co r rec t ly .  The succeys of all tests ver i f ies  t h a t  a l l  s i g n a l  
Drccessors arid v o t e r s  are f a i l w e  free. 
incor rec t .  ou tnut ,  then scme f a i l u r e  i s  Dresent i n  t h e  system. 
of a f a i l u r e  g ives  very  l i t t l e  information concernjng i t s  l o c a t i o n  wi th in  
t h e  system. 
The system i s  reduced 
T t i s  
If any of the  t es t s  r e s d l t  i n  an 
The de tec t im 
Althougl- i n t e r w c ~ ~ e n  rank t e s t i n g  does r o t  reb ‘ i r e  acces3 t c  
t e 4 ,  Y o i n t s  witl-in t h e  cyctem, i t  ‘ s  a mcre c laboyate  armrcacb wlzich r e ru i r f c  
a devrec of regu’ar i ty  i n  t h e  systcm ccnf igu ra t ion  ae wel l  a r  t h e  e c t a k l i s h -  
ment of twe1.e smara t ,e  t e c t  ccnd i t ions  fcr an o rde r  t h ree  ,cyCten, i n s t e a d  
of t h e  th ree  r sqv i r ed  f o r  s inbv la r  rank t e s t i n g  and - ,o te r  signal. ccmar ison .  
The system should be completely exe rc i sed  f o r  eack of these tes ts  t c  v e r i f r  
t h a t  t h e  system i s  f a i l u r e  f ree  i f  a l l  t e s t s  are successfu l .  
2. Failure Detect ion and Locat ion f c r  Maintenance 
The a l t e r n a t e  f i l e  c o n t r o l s  descr ibed  above m a y  be used t o  
detect  and l o c a t e  f a i l u r e s  dur ing  normal system opera t ion .  S igna l  com- 
p a r a t o r s  are requ i r ed  only on t h e  ou tpu t  of every s i g n a l  p rcces r ing  f i l e .  
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connective path, it i s  a re la t ive ly  simple matter t o  provide €$ with a 
separate external zonaectio::. 
I 
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Figure 20 S i g n a l  ProceFsor Outnut Cor t ro l  . 
. 
of t : ,e  suzcer.sive t e y t s .  
s i g n a l  ;7yocessor will i n d i c a t e  t h a t  t h e r e  i a  a i n  t h e  .iotr;r v?kii.c’n 
x-pvides  the  i n - u t  t,c t h a t  nrocesscr .  S imi l a r ly ,  t h e  f - \ J t 7 l l t a S  cf t l : ~  yven 
f:.les are  mcnit,orc=d f o r  each c f  t h e  suscesTive t e s t s .  S ipga l  disagre.ment 
should I-e ;n$icat.ed wherrrer  the c o n t r o l  s i g n a l  d i s a c r c e s  wi th  t h e  c o r r e c t  
s i g n a l  on the  o t h e r  processors  i n  t h a t  f i l e .  If t h i s  i n d i c a t i o n  does n c t  
occur,  then e i t h e r  t h e  c c n t r o l  t o  t h a t  f i l e  i s  n o t  e f f e c t i v e ,  o r  ‘iiiere i s  a 
f a i l u r e  i n  t he  d i f f e r e n c e  de t ec to r .  The above t e s t i n g  i s  then  repea ted  wi th  
t h e  r o l e  of t h e  odd and even f i l e s  interchanged,  each success ive  t e F t  
examining t h e  s i g n a l  processors  f o r  disagreement. With proper  design,  aq- 
f a i l u r e s  i n  the  vo te r s ,  t h e  d i f f e r e n c e  d e t e c t o r s ,  o r  t h e  c o n t r o l  hardware 
may be r epa i r ed  while t h e  s;l-stem i s  i n  operat ion.  Removal o r  disablement 
of one r ep l i ca t ed  v o t e r  o r  r rocesso r  k & 1 1  n o t  Ser ious ly  jeopard ize  System 
r e l i a b i l i t y  i f  t h e  remai-ning r ep l i ca t ion r ;  of v o t e r s  and -rocessors  c o n t i r u e  
t o  overate  co r rec t ly .  
Any disagreement on the  outnut  cf an odd f i l e  
I?. C i r c i d t  Lmrlementat,ions 
1. Control (Ci rcu i t ry  
Sonsider  ncw t h e  rnechanl i a t i -on  f o r  contro1l.i nc the  c u t n u t  
of’ se7:eral s i p a l  proceccors  wi th  a s i n g l e  c c n t r c l  l i n e .  
processor  o u t r u t  is shotrn i n  f i r u r e  20. 
j.n t he  u s u a l  form of 3-TL BAKD gates .  
connected t o  t h e  e m i t t e r  ground r e t u r p  ;f t h e  a s soc ia t ed  t r a n s i s t o r  i s  
r e a r e s e n t a t i v e  of t h e   OW leakage s i l i c c n  devices  found i n  i n t e g r a t e d  c i r -  
c u i t r j .  Since this r e s i s to r  i s  r9rmally connected t c  ground bj- 2 d i x r e t e  
k t p i c a l  sir-ral 
The c i r c i c i t q -  show. i s  seen tc. k e  
The base r e t u r n  r e s i s t o r  XE ma2 ’ilc 
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configuration t r  values and the test power supplies, b u t  requires two 
separate control l ines ,  bo th  of which are grounded i n  normal operation, 
2, Difference Detector Circuit 
Shown i n  f igure 21  i s  a typ ica l  discrete component difference 
detector which may be u t i l i zed  i n  the  foregoing tests. 
is a logical "0" only i f  a l l  i n w t s  a re  ident ical .  Any disagreement of 
i nnu t  signals w i l l  cause the first t rans is tor  ta conduct ana t hus  cause 
the  second t rans is tor  t o  assume t h e  ' I l f l  s t a t e  (cut off) .  
seen tc perform the fcnct icnal  operatton of "exclusive OR" f o r  two innuts. 
The output l eve l  
The c i r a u i t  is 
OUTPUT 
L 
1 
I 
INPUTS 
. 
Figure 21 Difference Detector 
. .  
Slippose f u r t k e r  t h a t  % i s  chcsen t o  be  eqlial t o  o r  less  than  R 
i s  connected t o  ground p o t e n t i a l t h .  c i r c u i t r y  will opera te  r r rmal ly .  
i s  connected t o  the  + 1: supply Q, 
t h e  s i g n a l s  p re sen t  on tl-e j r n u t s  1, 2, - - - N. 
c o r d i t i o n  where t h e  c o n t r o l  l i n e  p o t e n t i a l  f o r c e s  t h e  s i g n a l  processor  out-  
- u t  t o  assume t h e  rlOll s t a t e .  If t h e  c o n t r o l  l i n e  i s  cornected t o  an eqiial 
p o t e n t i a l  of onnosi te  p o l a r i t y  ( - F ) , t r a s i s t o r  &o will be c u t  o f f  t hus  
causing i t  t o  assume t h e  rrlrl s t a t e  r e g a r d l e s s  of t h e  simals nrecer, t  cr 
+r-vts - I, 2, - - - N. 
func t ion  i s  one of s e v e r a l  r o s s i b l e  anproaches. I t  i s  ar a9proac’- whlch 
r ec re sen t s  a simnle modi f ica t ion  t o  e x i s t i n y  c i r cu i tq -  a d  r e c  . i r e s  crI;: 
a siriele c o n t r o l  l i n e  which i s  grounded i n  ncrmal opcrat ion.  
If 5. A *  
lf F$$ 
will conduct and s a t u r a t e  r e g a r d l e s s  of 
0 
T h i s  i s  seen t o  be t h e  
The methcd descr ibed  t o  imvlcment t h e  req  i r e d  c c r t r o l  
Another a l t e r n a t i v e  r e q u i r e s  c o n t r o l  of bo th  t h e  base r c t u r r  l i n e  
and t h e  emi t te r  grcund l i n e ,  b u t  docs n o t  r e s t r i c t  t h e  va lue  of tke  base  
r e t u r n  r e s i s t o r ,  RB, and does no t  r e q u i r e  a nega’ive vol tage  sut-ly. 
scme method descr iked above i s  used t o  cause t h e  rtCrl o u t p t ,  i .e . ,  tc cor- 
n e c t  t h e  con t ro l  l i n e  t o  a jroltage which i s  s u f f i c i e n t l y  r o s i t i v e  t o  c w s e  
the  o u t m t  t o  s a t u r a t e .  Fcr  most c i r c u i t s ,  + E w i l l  be of s u f f i c i e n t  nag- 
r i t u d e  f o r  thts w r r o s e .  To e f f e c t  a rtl’l c u t r u t ,  t h e  emittxr Frcund l i r e  
may be rc-ioved, s o  t h a t  tr-e output  cannot be a low i m e d a n c e  +c p-clmd, 
repard lesc  cf i nnut  s i rna ls .  T h i s  ap-nroacF may Ye ra r t ;  cularl;; , i s e fu l  when 
it would Ye i n d e s i r a k l e  t o  reduce 5 less  than  RAY o r  i n  c i r c u i t s  wkew t? -e  
base in-ut d i c d e ,  D 
c c r r e n t  dr ive.  T h i s  arqroach p l aces  l i t t l e  r e s t r i c t i o n  cn c i r c . i i t  
The 
i s  rep laced  by an e m i t t e r  fo l lower  t c  ‘ r c r f aFe  ’rase B Y  
V. Smunary end Conclxdons 
1. General 
It has been shown that the special  featllres of a redqm- 
dant conf ipra t ion  impose miqQe reqilirements on the design of fmct ional  
c i rc idtry and the f a c i l i t i e s  required fo r  test. 
tool  f o r  achieving exteded re l iab i l i ty ,  hilt it s h o d d  not be encmbered 
Redmdancy is  a powerfill 
with circui t ry  which i s  inherently mre l iab le  or contain particqllar failme 
modes which prevent the associated system configwation from operating 
independently. An appreciation of t h i s  philosophy allows t h e  achievement 
of r e l i e b i l i t y  goals with a minintn of additional campledty. Effective 
circ?rit design is  req?lired t o  obtain the desired balance between complexity 
and r e l i a b i l i t y  i n  redmdant systems. 
2. Nagnetic Logic 
Althoixh magnetic logic is often cited as having several 
featmes particiLarly applicable t o  spaceborne compiiters , the disadvan- 
tages of magnetic logic s t r i c t l y  l i m i t  t he i r  usef-ilness i n  general logic 
systems, ami particiilarly for  redmdant spaceborne systems. Some basic 
disadvantages are l i s t ed  below: 
1) Lack of compatible steady oiitpqt signals 
2) Excessive power conslonptioll fo r  speeds 
comparable t o  low-power microcirc7litz-y. 
3 ) Extensive peripheral eqvdpment, inchding  
high cwrent drivers. 
I 
4 )  Limited fan-oltt and gain characterist ics 
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';'he cut-ut cf t h e  d i f f w e r c e  d e t e c t c r  ma3 be u x d  t r  +,r4 < i t e r  a f15 p- 
f l o p  ir crder  th t ,  aEy rr,omept:r, G i s3pcenen t  of IrJrut s i p r a l a  ma;i ?,e dis- 
Ylayed. This wculd be u c e f u l  i n  d e t e c t i n p  any sporadic  e r r o r s  wl-iLch m i g h t  
Gtheniise rernair ur.not,iced. -4s ;.revioucly nent icne6,  d i  C:'CrCr::e 
d e t e c t c r s  mi-ght bc comhincd v i t h  w l t a k l e  i n d i c a t w s  and rackaged a s  an 
i n t e r r a 1  p a r t  cf the  system circuitry.  
?''fect:: dce t o  t?-e use 02 t e s t  l e a d s  arid ex te rna l  t e s t  equipnent i r  mor i tc r -  
ing t e s t  points .  
2 simultaneous display of t h e  ccnd l t ion  of t h e  systerr. and +he l o c a t i o n  of 
falilt,y morhle s. 
This wculd c l i n i c a t e  any lo?dir .& 
I n  add i t ion  t h i s  woulc' Frovide Taintenance perscrlnel v i t h  
5. Ektensive research and development for new integrated 
c i rcu i t s .  
6. Wgh frequency capabili ty,  
7. Compatibility with synthesis and t e s t ing  techniques 
for redundant system. 
- A comparison of the current ly  available integrated logic  elements 
ind ica tes  t h a t  diode-transistor logic ( D - n )  i s  t h e  most sui table  for use 
i n  redundant spaceborne systems, D-TL offers  excellent operating charac- 
t e r i s t i c s ,  such as easily distinguished nln and "0" s t a t e s  r e s i l t i n g  i n  
high Ly: stability and compatible output signals,  high noise inmmnity, 
self contained drive current, allowable parameter tolerances, input  iso- 
lation, and other charac te r i s t ics  which permit e f f i c i e n t  redundant design. 
D-TL frequency capabi l i ty  exceeds the requirements of most spaceborne 
system, and requires relatively low power, 50 t h a t  t o t a l  power dissipation 
and temperature stress are dnimized, 
A majority voting restorer ,  designed using intercmnected NAND 
elements, has been described which is not subject t o  the detrimental 
failures of conventional majority voters, 
most suitable sunplier for commercially available D-TL integrated s e d -  
conductor log ic  elements. 
include: Low power dissipation, single nower supply operation, complete 
general log ic  l ine ,  compatibility with t e s t ing  techniques f o r  redmdant 
systems, and ava i l ab i l i t y  of r e l i a b i l i t y  data. 
Signet ics  i s  chosen as the 
Characterist ics of t he  a g n e t i c a  c i r c u i t s  
4. Failure Testing 
It i s  a characteristic of redundant systems t h a t  they offer a 
90 
5. High peak power req~iirements. 
6. Indeterminate r e l i a b i l i t y  performance due t o  
extensive hand wir ing  with f ine  wire and cimerous 
connections, as  well as  unavailabil i ty of accurate 
r e l i a b i l i t y  data. 
Complexity required for  general log ic  functions. 
Lack of sui table  res tor ing element f o r  use i n  
redundant systems. 
7 .  
8. 
Magnetic log ic  does, however, o f fe r  non-volatile storage and 
reduced average power f o r  law ccmnuting speeds, Magnetic devices appear 
t o  be suited to special  annlications where cer ta in  log ic  functions, such 
as t ransfer  and OR, are intermixed wi th  the memory function, and very low 
meed capabili ty is accentable. 
3. Integrated Semiconductor Logic 
Integrated semiconductor c i r c c i t r y  of fe rs  many character- 
i s t i c s  which are  desirable f o r  c i r c u i t s  t o  be used i n  redundant space- 
borne systems. 
when compared t o  other commonly available log ic  systems are: 
Some general features  of integrated semiconductor log ic  
1. 
2. 
Signif icant ly  reduced s ize ,  weight, and power consumption. 
Availabil i ty of general log ic  elements, a s  well as 
special  purpose c i rcu i t s .  
Predictable operating character is t ic :  over wide 
environmental variations.  
Availabil i ty of accurate r e l i a b i l i t y  data. 
3. 
h. 
redmdant system by forcing each remaining pa i r  of replicated ranks t o  
have s t a t i c  complementary binary olltputs. 
determine i f  each im3ividm.l rank i s  able t o  perform all system fmctions 
correctly, i n  a manner similar t o  the ver i f icat ion of a non-redmdant sys- 
tem. 
metnod f o r  Sagnosing eq7Apment which has been recently assembled froin cimk 
ple te lp  tes ted modides, since the  probability tha t  the few irndetectable 
failwes might have occwred since complete tes t ing  i s  very low. 
System outpqt i s  monitored t o  
SingiLar rank tes t ing  is  ewected t o  be the most e f f ic ien t  and effective 
A smewhst more cmplicated testing procedme, referred t o  as  inter- 
woven rank testing, has been described which w i l l  completely tes t  a l l  voters 
t o  i n s w e  tha t  they w i l l  make correct decisions f o r  a l l  possible input 
combinations. 
be accomplished by controlling one o r  more normally gromded coxrunon l ines  
fo r  each of the replicated ranks of  the system, without a l te r ing  the logic  
design o r  inclqding any additional hardwsre except t o  provide access t o  
these l ines.  
o r  configwation. 
It has been shown tha t  the f a i l m e  detection procedmes may 
I 
Singilar rank testing places no res t r ic t ions  on system size 
The character is t ics  of redmdant systems have been shown t o  intro- 
dtice miq1-ie properties t o  the problem of f a i l w e  location and faldty modide 
replacement. 
t i ona l  comterpart ,  fai lwe location within an operating system does not 
AltholleJl a redllndant system is more camplex tha t  i ts  conven- 
require the operator s k i l l  and sim9dation eqdpment llsllally required t o  
locate  f a i l w e s  i n  a non-redmdant system. 
system always has a t  l e a s t  one correct signal available a t  every point i n  
Since an operating redTddant 
t 
t he  system, these correct signals may be used as a basis of caanparisdn t o  
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high r e l i a h i l i t y  fo r  a Deriod of time a f t e r  the i n i t i a l l y  f a i l u r e  f r e c  
condition, and t h a t  the system r e l i a b i l i t y  decreases rapidly when in t e rna l  
f a i lu re s  are present. I t  i s  therefore important t o  insure t h a t  no i n i t i a l  
f a i lu re s  e x i s t  i n  a redundant system t o  obtain m a x i m u m  system r e l i a b i l i t y .  
This r e l i a b i l i t y  may be required f o r  a single time in t e rva l  without fu r the r  
maintenance, such as f o r  spaceborne systems, o r  it may be required f o r  a 
repeated time in te rva ls ,  where the system i s  restored t o  the i n i t i a l l y  
perfect  condition pr ior  t o  each in te rva l .  
t o  obtain high mission reliability by m a i n t a i n i n g  a redundant system 
which i s  used repe t i t ive ly ,  such as  the grcund sunport and launch ecuip- 
ment used m i o r  t o  and during each mission. 
f r e e  order three system can withstand any s ingle  f a i lu re ,  a s  well as  a 
re la t ive ly  large number of randomly scat tered f a i lu re s ,  it of fers  high 
r e l i a b i l i t y  f o r  t he  period of time when the probabi l i ty  of individcal  
f a i lu re s  i s  low. 
t y  by ccmbining periodic maintenance wi th  continuous maintenance of a redun- 
dant system. 
The l a t e r  method may be used 
Since an i n i t i a l l y  f a i l u r e  
Techniques are described which permit even higher r e l i a b i l i -  
I t  has been shown t h a t  a re la t ive ly  simple t e s t  re fe r red  t o  a s  
singular rank t e s t ing  may be used t o  determine t h a t  a l l  of the  replicated 
s ignal  processors are working properly. 
whenever any of i t s  pa r t s  fail, success of the singular rank t e s t s  w i l l  
verif'y tha t  all signal  processors a re  f a i l u r e  f ree .  
rank tes t ing  w i l l  also verify t h a t  the majority voters  are suf f ic ien t ly  
fa i l l i re  f ree  t o  i n s w e  t h a t  the system i s  not vulnerable t o  single fa i lures .  
Singular rank t e s t ing  e f fec t ive ly  i s o l a t e s  each rank of the repl icated non- 
If the s ignal  processor f a i l s  
Success of sipgular 
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ot:;er vers iom of the r o n 5 n n l . I ~  i den t i ca l  s i g d .  
on the  s ignal  processor oliCplits t o  r e s to re r s  ma:. be wed t o  i r d i c n t e  
fa i lures  mor,; tllesc sisricl processors. 
i t  k r i l l  a l s o  detect  mcl locate  t rans ien t  o r  sporpclic failTwes. 
same difference detectors  my be x e d  f o r  the sonewhat nore dif3ci iLt  tesk 
of l o c a t l ~ g  sich f a i l w e s  i n  tne voters as do not calise e r rors  ;;:.en r z l l  
voter i;-pJts are ident ical ,  8s well  2s -rerification t h a t  tht: t e s t  contrclc 
w e  zct-Aally capa'-le G€ proper operation. l3e me%nod ihicl-. :;as beer, de- 
scribed Iises the sane t:nes of control as singvlar a d  intenroven raA 
t e s t i n g ,  and does Rot jeopardize system operation 5.2 e l l  si;;ncl pracezsors 
a r e  operstimt cor rec t l r .  
i, d i f  fererxe iic t ec ior  
If tl;z detector  i ~ ~ c ~ - i d e ~  r,er.~r;~, 
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